llvm-release-19.x-64075837b/llvm_projects/llvm/lib/Target/AMDGPU/ Source Tree

../
AMDGPU.h TargetIndex AMDGPUAlwaysInlinePass AMDGPUAtomicOptimizerPass AMDGPUAttributorPass AMDGPUCodeGenPreparePass AMDGPUImageIntrinsicOptimizerPass AMDGPULowerBufferFatPointersPass AMDGPULowerKernelArgumentsPass AMDGPULowerKernelAttributesPass AMDGPULowerModuleLDSPass AMDGPUPrintfRuntimeBindingPass AMDGPUPromoteAllocaPass AMDGPUPromoteAllocaToVectorPass AMDGPUPromoteKernelArgumentsPass AMDGPURewriteUndefForPHIPass AMDGPUSimplifyLibCallsPass AMDGPUUnifyMetadataPass AMDGPUUseNativeCallsPass ScanOptions
AMDGPUAliasAnalysis.cpp
AMDGPUAliasAnalysis.h AMDGPUAA AMDGPUAAResult AMDGPUAAWrapperPass AMDGPUExternalAAWrapper
AMDGPUAlwaysInlinePass.cpp
AMDGPUAnnotateKernelFeatures.cpp
AMDGPUAnnotateUniformValues.cpp
AMDGPUArgumentUsageInfo.cpp
AMDGPUArgumentUsageInfo.h AMDGPUArgumentUsageInfo AMDGPUFunctionArgInfo ArgDescriptor KernArgPreloadDescriptor
AMDGPUAsmPrinter.cpp
AMDGPUAsmPrinter.h AMDGPUAsmPrinter
AMDGPUAtomicOptimizer.cpp
AMDGPUAttributes.def
AMDGPUAttributor.cpp ImplicitArgumentMask ImplicitArgumentPositions
AMDGPUCallLowering.cpp
AMDGPUCallLowering.h AMDGPUCallLowering
AMDGPUCodeGenPassBuilder.cpp
AMDGPUCodeGenPassBuilder.h AMDGPUCodeGenPassBuilder
AMDGPUCodeGenPrepare.cpp VectorSlice
AMDGPUCombinerHelper.cpp
AMDGPUCombinerHelper.h AMDGPUCombinerHelper
AMDGPUCtorDtorLowering.cpp
AMDGPUCtorDtorLowering.h AMDGPUCtorDtorLoweringPass
AMDGPUExportClustering.cpp
AMDGPUExportClustering.h
AMDGPUFrameLowering.cpp
AMDGPUFrameLowering.h AMDGPUFrameLowering
AMDGPUGenRegisterBankInfo.def PartialMappingIdx ValueMappingIdx
AMDGPUGlobalISelDivergenceLowering.cpp
AMDGPUGlobalISelUtils.cpp
AMDGPUGlobalISelUtils.h
AMDGPUHSAMetadataStreamer.cpp
AMDGPUHSAMetadataStreamer.h MetadataStreamer MetadataStreamerMsgPackV4 MetadataStreamerMsgPackV5 MetadataStreamerMsgPackV6
AMDGPUIGroupLP.cpp
AMDGPUIGroupLP.h SchedulingPhase
AMDGPUISelDAGToDAG.cpp
AMDGPUISelDAGToDAG.h AMDGPUDAGToDAGISel AMDGPUDAGToDAGISelLegacy AMDGPUISelDAGToDAGPass
AMDGPUISelLowering.cpp
AMDGPUISelLowering.h NodeType AMDGPUTargetLowering
AMDGPUImageIntrinsicOptimizer.cpp
AMDGPUInsertDelayAlu.cpp
AMDGPUInsertSingleUseVDST.cpp
AMDGPUInstCombineIntrinsic.cpp
AMDGPUInstrInfo.cpp
AMDGPUInstrInfo.h D16ImageDimIntrinsic ImageDimIntrinsicInfo RsrcIntrinsic AMDGPUInstrInfo
AMDGPUInstructionSelector.cpp
AMDGPUInstructionSelector.h AMDGPUInstructionSelector
AMDGPULateCodeGenPrepare.cpp
AMDGPULegalizerInfo.cpp
AMDGPULegalizerInfo.h AMDGPULegalizerInfo
AMDGPULibCalls.cpp TableEntry AMDGPULibCalls
AMDGPULibFunc.cpp
AMDGPULibFunc.h AMDGPULibFunc AMDGPULibFuncBase AMDGPULibFuncImpl AMDGPUMangledLibFunc AMDGPUUnmangledLibFunc
AMDGPULowerBufferFatPointers.cpp
AMDGPULowerKernelArguments.cpp
AMDGPULowerKernelAttributes.cpp
AMDGPULowerModuleLDSPass.cpp
AMDGPUMCInstLower.cpp
AMDGPUMCInstLower.h AMDGPUMCInstLower
AMDGPUMIRFormatter.cpp
AMDGPUMIRFormatter.h AMDGPUMIRFormatter
AMDGPUMachineCFGStructurizer.cpp
AMDGPUMachineFunction.cpp
AMDGPUMachineFunction.h AMDGPUMachineFunction
AMDGPUMachineModuleInfo.cpp
AMDGPUMachineModuleInfo.h AMDGPUMachineModuleInfo
AMDGPUMacroFusion.cpp
AMDGPUMacroFusion.h
AMDGPUMarkLastScratchLoad.cpp
AMDGPUOpenCLEnqueuedBlockLowering.cpp
AMDGPUPTNote.h
AMDGPUPassRegistry.def
AMDGPUPerfHintAnalysis.cpp
AMDGPUPerfHintAnalysis.h AMDGPUPerfHintAnalysis
AMDGPUPostLegalizerCombiner.cpp
AMDGPUPreLegalizerCombiner.cpp
AMDGPUPrintfRuntimeBinding.cpp
AMDGPUPromoteAlloca.cpp MemTransferInfo
AMDGPUPromoteKernelArguments.cpp
AMDGPURegBankCombiner.cpp
AMDGPURegBankSelect.cpp
AMDGPURegBankSelect.h AMDGPURegBankSelect
AMDGPURegisterBankInfo.cpp
AMDGPURegisterBankInfo.h AMDGPUGenRegisterBankInfo AMDGPURegisterBankInfo
AMDGPURemoveIncompatibleFunctions.cpp
AMDGPUResourceUsageAnalysis.cpp
AMDGPUResourceUsageAnalysis.h AMDGPUResourceUsageAnalysis
AMDGPURewriteOutArguments.cpp
AMDGPURewriteUndefForPHI.cpp
AMDGPUSetWavePriority.cpp
AMDGPUSplitModule.cpp
AMDGPUSplitModule.h AMDGPUSplitModulePass
AMDGPUSubtarget.cpp
AMDGPUSubtarget.h AMDGPUSubtarget
AMDGPUTargetMachine.cpp
AMDGPUTargetMachine.h AMDGPUPassConfig AMDGPUTargetMachine GCNTargetMachine
AMDGPUTargetObjectFile.cpp
AMDGPUTargetObjectFile.h AMDGPUTargetObjectFile
AMDGPUTargetTransformInfo.cpp
AMDGPUTargetTransformInfo.h AMDGPUTTIImpl GCNTTIImpl
AMDGPUUnifyDivergentExitNodes.cpp
AMDGPUUnifyDivergentExitNodes.h AMDGPUUnifyDivergentExitNodesPass
AMDGPUUnifyMetadata.cpp
AMDKernelCodeT.h amd_code_property_mask_t amd_code_version_t amd_element_byte_size_t amd_kernel_code_t hsa_dim3_s hsa_ext_control_directives_s
[+] AsmParser/
[+] Disassembler/
GCNCreateVOPD.cpp
GCNDPPCombine.cpp
GCNHazardRecognizer.cpp
GCNHazardRecognizer.h GCNHazardRecognizer
GCNILPSched.cpp
GCNIterativeScheduler.cpp
GCNIterativeScheduler.h GCNIterativeScheduler
GCNMinRegStrategy.cpp
GCNNSAReassign.cpp
GCNPreRALongBranchReg.cpp
GCNPreRAOptimizations.cpp
GCNRegPressure.cpp
GCNRegPressure.h GCNDownwardRPTracker GCNRPTracker GCNRegPressure GCNRegPressurePrinter GCNUpwardRPTracker
GCNRewritePartialRegUses.cpp
GCNSchedStrategy.cpp
GCNSchedStrategy.h ClusteredLowOccStage GCNMaxILPSchedStrategy GCNMaxOccupancySchedStrategy GCNPostScheduleDAGMILive GCNSchedStage GCNSchedStageID GCNSchedStrategy GCNScheduleDAGMILive ILPInitialScheduleStage OccInitialScheduleStage PreRARematStage ScheduleMetrics UnclusteredHighRPStage
GCNSubtarget.h GCNSubtarget GCNUserSGPRUsageInfo
GCNVOPDUtils.cpp
GCNVOPDUtils.h
[+] MCA/
[+] MCTargetDesc/
R600.h
R600AsmPrinter.cpp
R600AsmPrinter.h R600AsmPrinter
R600ClauseMergePass.cpp
R600CodeGenPassBuilder.cpp
R600CodeGenPassBuilder.h R600CodeGenPassBuilder
R600ControlFlowFinalizer.cpp
R600Defines.h VecOps TIF
R600EmitClauseMarkers.cpp
R600ExpandSpecialInstrs.cpp
R600FrameLowering.cpp
R600FrameLowering.h R600FrameLowering
R600ISelDAGToDAG.cpp
R600ISelLowering.cpp
R600ISelLowering.h R600TargetLowering
R600InstrInfo.cpp
R600InstrInfo.h R600InstrInfo
R600MCInstLower.cpp
R600MachineCFGStructurizer.cpp
R600MachineFunctionInfo.cpp
R600MachineFunctionInfo.h R600MachineFunctionInfo
R600MachineScheduler.cpp
R600MachineScheduler.h R600SchedStrategy
R600OpenCLImageTypeLoweringPass.cpp
R600OptimizeVectorRegisters.cpp
R600Packetizer.cpp
R600RegisterInfo.cpp
R600RegisterInfo.h R600RegisterInfo
R600Subtarget.cpp
R600Subtarget.h R600Subtarget
R600TargetMachine.cpp
R600TargetMachine.h R600TargetMachine
R600TargetTransformInfo.cpp
R600TargetTransformInfo.h R600TTIImpl
SIAnnotateControlFlow.cpp
SIDefines.h Type CPol DppCtrl DppFiMode Target Id ModeRegisterMasks Offset Offset_COV5 DataFormat MergedFormat NumFormat UnifiedFormatCommon OperandSemantics OperandType DstUnused SDWA9EncValues SdwaSel Id Op StreamId EncBits Id UnifiedFormat UnifiedFormat EncBits Id OpSel Register_Flag ClassFlags SIRCFlags
SIFixSGPRCopies.cpp
SIFixVGPRCopies.cpp
SIFoldOperands.cpp
SIFormMemoryClauses.cpp
SIFrameLowering.cpp PrologEpilogSGPRSpillBuilder
SIFrameLowering.h SIFrameLowering
SIISelLowering.cpp DotSrc
SIISelLowering.h SITargetLowering
SIInsertHardClauses.cpp
SIInsertWaitcnts.cpp
SIInstrInfo.cpp
SIInstrInfo.h AsmComments Offsets SIInstrInfo SIInstrWorklist
SILateBranchLowering.cpp
SILoadStoreOptimizer.cpp
SILowerControlFlow.cpp
SILowerI1Copies.cpp
SILowerI1Copies.h Incoming PhiLoweringHelper
SILowerSGPRSpills.cpp
SILowerWWMCopies.cpp
SIMachineFunctionInfo.cpp
SIMachineFunctionInfo.h AMDGPUGWSResourcePseudoSourceValue AMDGPUPseudoSourceValue PrologEpilogSGPRSaveRestoreInfo SGPRSaveKind SIMachineFunctionInfo MappingTraits SIArgument SIArgumentInfo SIMachineFunctionInfo SIMode
SIMachineScheduler.cpp
SIMachineScheduler.h SIScheduleBlock SIScheduleBlockCreator SIScheduleBlockLinkKind SIScheduleBlockResult SIScheduleBlockScheduler SIScheduleBlocks SIScheduleCandReason SIScheduleDAGMI SIScheduler SISchedulerBlockCreatorVariant SISchedulerBlockSchedulerVariant SISchedulerCandidate
SIMemoryLegalizer.cpp
SIModeRegister.cpp BlockData Status
SIModeRegisterDefaults.cpp
SIModeRegisterDefaults.h AMDGPUFltRounds SIModeRegisterDefaults
SIOptimizeExecMasking.cpp
SIOptimizeExecMaskingPreRA.cpp
SIOptimizeVGPRLiveRange.cpp
SIPeepholeSDWA.cpp
SIPostRABundler.cpp
SIPreAllocateWWMRegs.cpp
SIPreEmitPeephole.cpp
SIProgramInfo.cpp
SIProgramInfo.h SIProgramInfo
SIRegisterInfo.cpp SGPRSpillBuilder
SIRegisterInfo.h SIRegisterInfo
SIShrinkInstructions.cpp
SIWholeQuadMode.cpp
[+] TargetInfo/
[+] Utils/

Browse the source code of llvm-release-19.x-64075837b/llvm_projects/llvm/lib/Target/AMDGPU/ online