| 1 | /*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ |
|---|---|
| 2 | |* *| |
| 3 | |* Target Instruction Enum Values and Descriptors *| |
| 4 | |* *| |
| 5 | |* Automatically generated file, do not edit! *| |
| 6 | |* *| |
| 7 | \*===----------------------------------------------------------------------===*/ |
| 8 | |
| 9 | #ifdef GET_INSTRINFO_ENUM |
| 10 | #undef GET_INSTRINFO_ENUM |
| 11 | |
| 12 | namespace llvm::Mips { |
| 13 | |
| 14 | enum { |
| 15 | PHI = 0, // Target.td:1324 |
| 16 | INLINEASM = 1, // Target.td:1330 |
| 17 | INLINEASM_BR = 2, // Target.td:1336 |
| 18 | CFI_INSTRUCTION = 3, // Target.td:1345 |
| 19 | EH_LABEL = 4, // Target.td:1354 |
| 20 | GC_LABEL = 5, // Target.td:1363 |
| 21 | ANNOTATION_LABEL = 6, // Target.td:1372 |
| 22 | KILL = 7, // Target.td:1380 |
| 23 | EXTRACT_SUBREG = 8, // Target.td:1387 |
| 24 | INSERT_SUBREG = 9, // Target.td:1393 |
| 25 | IMPLICIT_DEF = 10, // Target.td:1400 |
| 26 | INIT_UNDEF = 11, // Target.td:1409 |
| 27 | SUBREG_TO_REG = 12, // Target.td:1416 |
| 28 | COPY_TO_REGCLASS = 13, // Target.td:1422 |
| 29 | DBG_VALUE = 14, // Target.td:1429 |
| 30 | DBG_VALUE_LIST = 15, // Target.td:1436 |
| 31 | DBG_INSTR_REF = 16, // Target.td:1443 |
| 32 | DBG_PHI = 17, // Target.td:1450 |
| 33 | DBG_LABEL = 18, // Target.td:1457 |
| 34 | REG_SEQUENCE = 19, // Target.td:1464 |
| 35 | COPY = 20, // Target.td:1471 |
| 36 | COPY_LANEMASK = 21, // Target.td:1479 |
| 37 | BUNDLE = 22, // Target.td:1486 |
| 38 | LIFETIME_START = 23, // Target.td:1492 |
| 39 | LIFETIME_END = 24, // Target.td:1499 |
| 40 | PSEUDO_PROBE = 25, // Target.td:1506 |
| 41 | ARITH_FENCE = 26, // Target.td:1513 |
| 42 | STACKMAP = 27, // Target.td:1522 |
| 43 | FENTRY_CALL = 28, // Target.td:1657 |
| 44 | PATCHPOINT = 29, // Target.td:1530 |
| 45 | LOAD_STACK_GUARD = 30, // Target.td:1548 |
| 46 | PREALLOCATED_SETUP = 31, // Target.td:1556 |
| 47 | PREALLOCATED_ARG = 32, // Target.td:1562 |
| 48 | STATEPOINT = 33, // Target.td:1539 |
| 49 | LOCAL_ESCAPE = 34, // Target.td:1568 |
| 50 | FAULTING_OP = 35, // Target.td:1577 |
| 51 | PATCHABLE_OP = 36, // Target.td:1597 |
| 52 | PATCHABLE_FUNCTION_ENTER = 37, // Target.td:1605 |
| 53 | PATCHABLE_RET = 38, // Target.td:1612 |
| 54 | PATCHABLE_FUNCTION_EXIT = 39, // Target.td:1621 |
| 55 | PATCHABLE_TAIL_CALL = 40, // Target.td:1629 |
| 56 | PATCHABLE_EVENT_CALL = 41, // Target.td:1637 |
| 57 | PATCHABLE_TYPED_EVENT_CALL = 42, // Target.td:1647 |
| 58 | ICALL_BRANCH_FUNNEL = 43, // Target.td:1667 |
| 59 | FAKE_USE = 44, // Target.td:1587 |
| 60 | MEMBARRIER = 45, // Target.td:1673 |
| 61 | JUMP_TABLE_DEBUG_INFO = 46, // Target.td:1681 |
| 62 | RELOC_NONE = 47, // Target.td:1689 |
| 63 | CONVERGENCECTRL_ENTRY = 48, // Target.td:1701 |
| 64 | CONVERGENCECTRL_ANCHOR = 49, // Target.td:1697 |
| 65 | CONVERGENCECTRL_LOOP = 50, // Target.td:1705 |
| 66 | CONVERGENCECTRL_GLUE = 51, // Target.td:1709 |
| 67 | G_ASSERT_SEXT = 52, // GenericOpcodes.td:1929 |
| 68 | G_ASSERT_ZEXT = 53, // GenericOpcodes.td:1921 |
| 69 | G_ASSERT_ALIGN = 54, // GenericOpcodes.td:1936 |
| 70 | G_ADD = 55, // GenericOpcodes.td:308 |
| 71 | G_SUB = 56, // GenericOpcodes.td:316 |
| 72 | G_MUL = 57, // GenericOpcodes.td:324 |
| 73 | G_SDIV = 58, // GenericOpcodes.td:332 |
| 74 | G_UDIV = 59, // GenericOpcodes.td:340 |
| 75 | G_SREM = 60, // GenericOpcodes.td:348 |
| 76 | G_UREM = 61, // GenericOpcodes.td:356 |
| 77 | G_SDIVREM = 62, // GenericOpcodes.td:364 |
| 78 | G_UDIVREM = 63, // GenericOpcodes.td:372 |
| 79 | G_AND = 64, // GenericOpcodes.td:380 |
| 80 | G_OR = 65, // GenericOpcodes.td:388 |
| 81 | G_XOR = 66, // GenericOpcodes.td:396 |
| 82 | G_ABDS = 67, // GenericOpcodes.td:425 |
| 83 | G_ABDU = 68, // GenericOpcodes.td:433 |
| 84 | G_UAVGFLOOR = 69, // GenericOpcodes.td:441 |
| 85 | G_UAVGCEIL = 70, // GenericOpcodes.td:448 |
| 86 | G_SAVGFLOOR = 71, // GenericOpcodes.td:455 |
| 87 | G_SAVGCEIL = 72, // GenericOpcodes.td:462 |
| 88 | G_IMPLICIT_DEF = 73, // GenericOpcodes.td:111 |
| 89 | G_PHI = 74, // GenericOpcodes.td:118 |
| 90 | G_FRAME_INDEX = 75, // GenericOpcodes.td:125 |
| 91 | G_GLOBAL_VALUE = 76, // GenericOpcodes.td:131 |
| 92 | G_PTRAUTH_GLOBAL_VALUE = 77, // GenericOpcodes.td:137 |
| 93 | G_CONSTANT_POOL = 78, // GenericOpcodes.td:143 |
| 94 | G_EXTRACT = 79, // GenericOpcodes.td:1516 |
| 95 | G_UNMERGE_VALUES = 80, // GenericOpcodes.td:1529 |
| 96 | G_INSERT = 81, // GenericOpcodes.td:1538 |
| 97 | G_MERGE_VALUES = 82, // GenericOpcodes.td:1548 |
| 98 | G_BUILD_VECTOR = 83, // GenericOpcodes.td:1568 |
| 99 | G_BUILD_VECTOR_TRUNC = 84, // GenericOpcodes.td:1578 |
| 100 | G_CONCAT_VECTORS = 85, // GenericOpcodes.td:1585 |
| 101 | G_PTRTOINT = 86, // GenericOpcodes.td:155 |
| 102 | G_INTTOPTR = 87, // GenericOpcodes.td:149 |
| 103 | G_BITCAST = 88, // GenericOpcodes.td:161 |
| 104 | G_FREEZE = 89, // GenericOpcodes.td:284 |
| 105 | G_CONSTANT_FOLD_BARRIER = 90, // GenericOpcodes.td:1943 |
| 106 | G_INTRINSIC_FPTRUNC_ROUND = 91, // GenericOpcodes.td:1280 |
| 107 | G_INTRINSIC_TRUNC = 92, // GenericOpcodes.td:1286 |
| 108 | G_INTRINSIC_ROUND = 93, // GenericOpcodes.td:1292 |
| 109 | G_INTRINSIC_LRINT = 94, // GenericOpcodes.td:1298 |
| 110 | G_INTRINSIC_LLRINT = 95, // GenericOpcodes.td:1304 |
| 111 | G_INTRINSIC_ROUNDEVEN = 96, // GenericOpcodes.td:1310 |
| 112 | G_READCYCLECOUNTER = 97, // GenericOpcodes.td:1316 |
| 113 | G_READSTEADYCOUNTER = 98, // GenericOpcodes.td:1322 |
| 114 | G_LOAD = 99, // GenericOpcodes.td:1349 |
| 115 | G_SEXTLOAD = 100, // GenericOpcodes.td:1358 |
| 116 | G_ZEXTLOAD = 101, // GenericOpcodes.td:1366 |
| 117 | G_FPEXTLOAD = 102, // GenericOpcodes.td:1375 |
| 118 | G_INDEXED_LOAD = 103, // GenericOpcodes.td:1385 |
| 119 | G_INDEXED_SEXTLOAD = 104, // GenericOpcodes.td:1394 |
| 120 | G_INDEXED_ZEXTLOAD = 105, // GenericOpcodes.td:1402 |
| 121 | G_STORE = 106, // GenericOpcodes.td:1410 |
| 122 | G_FPTRUNCSTORE = 107, // GenericOpcodes.td:1420 |
| 123 | G_INDEXED_STORE = 108, // GenericOpcodes.td:1428 |
| 124 | G_ATOMIC_CMPXCHG_WITH_SUCCESS = 109, // GenericOpcodes.td:1439 |
| 125 | G_ATOMIC_CMPXCHG = 110, // GenericOpcodes.td:1450 |
| 126 | G_ATOMICRMW_XCHG = 111, // GenericOpcodes.td:1470 |
| 127 | G_ATOMICRMW_ADD = 112, // GenericOpcodes.td:1471 |
| 128 | G_ATOMICRMW_SUB = 113, // GenericOpcodes.td:1472 |
| 129 | G_ATOMICRMW_AND = 114, // GenericOpcodes.td:1473 |
| 130 | G_ATOMICRMW_NAND = 115, // GenericOpcodes.td:1474 |
| 131 | G_ATOMICRMW_OR = 116, // GenericOpcodes.td:1475 |
| 132 | G_ATOMICRMW_XOR = 117, // GenericOpcodes.td:1476 |
| 133 | G_ATOMICRMW_MAX = 118, // GenericOpcodes.td:1477 |
| 134 | G_ATOMICRMW_MIN = 119, // GenericOpcodes.td:1478 |
| 135 | G_ATOMICRMW_UMAX = 120, // GenericOpcodes.td:1479 |
| 136 | G_ATOMICRMW_UMIN = 121, // GenericOpcodes.td:1480 |
| 137 | G_ATOMICRMW_FADD = 122, // GenericOpcodes.td:1481 |
| 138 | G_ATOMICRMW_FSUB = 123, // GenericOpcodes.td:1482 |
| 139 | G_ATOMICRMW_FMAX = 124, // GenericOpcodes.td:1483 |
| 140 | G_ATOMICRMW_FMIN = 125, // GenericOpcodes.td:1484 |
| 141 | G_ATOMICRMW_FMAXIMUM = 126, // GenericOpcodes.td:1485 |
| 142 | G_ATOMICRMW_FMINIMUM = 127, // GenericOpcodes.td:1486 |
| 143 | G_ATOMICRMW_FMAXIMUMNUM = 128, // GenericOpcodes.td:1487 |
| 144 | G_ATOMICRMW_FMINIMUMNUM = 129, // GenericOpcodes.td:1488 |
| 145 | G_ATOMICRMW_UINC_WRAP = 130, // GenericOpcodes.td:1489 |
| 146 | G_ATOMICRMW_UDEC_WRAP = 131, // GenericOpcodes.td:1490 |
| 147 | G_ATOMICRMW_USUB_COND = 132, // GenericOpcodes.td:1491 |
| 148 | G_ATOMICRMW_USUB_SAT = 133, // GenericOpcodes.td:1492 |
| 149 | G_FENCE = 134, // GenericOpcodes.td:1494 |
| 150 | G_PREFETCH = 135, // GenericOpcodes.td:1501 |
| 151 | G_BRCOND = 136, // GenericOpcodes.td:1641 |
| 152 | G_BRINDIRECT = 137, // GenericOpcodes.td:1650 |
| 153 | G_INVOKE_REGION_START = 138, // GenericOpcodes.td:1673 |
| 154 | G_INTRINSIC = 139, // GenericOpcodes.td:1593 |
| 155 | G_INTRINSIC_W_SIDE_EFFECTS = 140, // GenericOpcodes.td:1600 |
| 156 | G_INTRINSIC_CONVERGENT = 141, // GenericOpcodes.td:1609 |
| 157 | G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS = 142, // GenericOpcodes.td:1617 |
| 158 | G_ANYEXT = 143, // GenericOpcodes.td:44 |
| 159 | G_TRUNC = 144, // GenericOpcodes.td:83 |
| 160 | G_TRUNC_SSAT_S = 145, // GenericOpcodes.td:91 |
| 161 | G_TRUNC_SSAT_U = 146, // GenericOpcodes.td:98 |
| 162 | G_TRUNC_USAT_U = 147, // GenericOpcodes.td:105 |
| 163 | G_CONSTANT = 148, // GenericOpcodes.td:169 |
| 164 | G_FCONSTANT = 149, // GenericOpcodes.td:177 |
| 165 | G_VASTART = 150, // GenericOpcodes.td:184 |
| 166 | G_VAARG = 151, // GenericOpcodes.td:191 |
| 167 | G_SEXT = 152, // GenericOpcodes.td:52 |
| 168 | G_SEXT_INREG = 153, // GenericOpcodes.td:66 |
| 169 | G_ZEXT = 154, // GenericOpcodes.td:74 |
| 170 | G_SHL = 155, // GenericOpcodes.td:404 |
| 171 | G_LSHR = 156, // GenericOpcodes.td:411 |
| 172 | G_ASHR = 157, // GenericOpcodes.td:418 |
| 173 | G_FSHL = 158, // GenericOpcodes.td:470 |
| 174 | G_FSHR = 159, // GenericOpcodes.td:478 |
| 175 | G_ROTR = 160, // GenericOpcodes.td:485 |
| 176 | G_ROTL = 161, // GenericOpcodes.td:492 |
| 177 | G_ICMP = 162, // GenericOpcodes.td:499 |
| 178 | G_FCMP = 163, // GenericOpcodes.td:506 |
| 179 | G_SCMP = 164, // GenericOpcodes.td:513 |
| 180 | G_UCMP = 165, // GenericOpcodes.td:520 |
| 181 | G_SELECT = 166, // GenericOpcodes.td:527 |
| 182 | G_UADDO = 167, // GenericOpcodes.td:601 |
| 183 | G_UADDE = 168, // GenericOpcodes.td:609 |
| 184 | G_USUBO = 169, // GenericOpcodes.td:631 |
| 185 | G_USUBE = 170, // GenericOpcodes.td:637 |
| 186 | G_SADDO = 171, // GenericOpcodes.td:616 |
| 187 | G_SADDE = 172, // GenericOpcodes.td:624 |
| 188 | G_SSUBO = 173, // GenericOpcodes.td:644 |
| 189 | G_SSUBE = 174, // GenericOpcodes.td:651 |
| 190 | G_UMULO = 175, // GenericOpcodes.td:658 |
| 191 | G_SMULO = 176, // GenericOpcodes.td:666 |
| 192 | G_UMULH = 177, // GenericOpcodes.td:675 |
| 193 | G_SMULH = 178, // GenericOpcodes.td:684 |
| 194 | G_UADDSAT = 179, // GenericOpcodes.td:696 |
| 195 | G_SADDSAT = 180, // GenericOpcodes.td:704 |
| 196 | G_USUBSAT = 181, // GenericOpcodes.td:712 |
| 197 | G_SSUBSAT = 182, // GenericOpcodes.td:720 |
| 198 | G_USHLSAT = 183, // GenericOpcodes.td:728 |
| 199 | G_SSHLSAT = 184, // GenericOpcodes.td:736 |
| 200 | G_SMULFIX = 185, // GenericOpcodes.td:748 |
| 201 | G_UMULFIX = 186, // GenericOpcodes.td:755 |
| 202 | G_SMULFIXSAT = 187, // GenericOpcodes.td:765 |
| 203 | G_UMULFIXSAT = 188, // GenericOpcodes.td:772 |
| 204 | G_SDIVFIX = 189, // GenericOpcodes.td:783 |
| 205 | G_UDIVFIX = 190, // GenericOpcodes.td:790 |
| 206 | G_SDIVFIXSAT = 191, // GenericOpcodes.td:800 |
| 207 | G_UDIVFIXSAT = 192, // GenericOpcodes.td:807 |
| 208 | G_FADD = 193, // GenericOpcodes.td:980 |
| 209 | G_FSUB = 194, // GenericOpcodes.td:988 |
| 210 | G_FMUL = 195, // GenericOpcodes.td:996 |
| 211 | G_FMA = 196, // GenericOpcodes.td:1005 |
| 212 | G_FMAD = 197, // GenericOpcodes.td:1014 |
| 213 | G_FDIV = 198, // GenericOpcodes.td:1022 |
| 214 | G_FREM = 199, // GenericOpcodes.td:1029 |
| 215 | G_FMODF = 200, // GenericOpcodes.td:1036 |
| 216 | G_FPOW = 201, // GenericOpcodes.td:1043 |
| 217 | G_FPOWI = 202, // GenericOpcodes.td:1050 |
| 218 | G_FEXP = 203, // GenericOpcodes.td:1057 |
| 219 | G_FEXP2 = 204, // GenericOpcodes.td:1064 |
| 220 | G_FEXP10 = 205, // GenericOpcodes.td:1071 |
| 221 | G_FLOG = 206, // GenericOpcodes.td:1078 |
| 222 | G_FLOG2 = 207, // GenericOpcodes.td:1085 |
| 223 | G_FLOG10 = 208, // GenericOpcodes.td:1092 |
| 224 | G_FLDEXP = 209, // GenericOpcodes.td:1099 |
| 225 | G_FFREXP = 210, // GenericOpcodes.td:1106 |
| 226 | G_FNEG = 211, // GenericOpcodes.td:818 |
| 227 | G_FPEXT = 212, // GenericOpcodes.td:824 |
| 228 | G_FPTRUNC = 213, // GenericOpcodes.td:830 |
| 229 | G_FPTOSI = 214, // GenericOpcodes.td:836 |
| 230 | G_FPTOUI = 215, // GenericOpcodes.td:842 |
| 231 | G_SITOFP = 216, // GenericOpcodes.td:848 |
| 232 | G_UITOFP = 217, // GenericOpcodes.td:854 |
| 233 | G_FPTOSI_SAT = 218, // GenericOpcodes.td:860 |
| 234 | G_FPTOUI_SAT = 219, // GenericOpcodes.td:866 |
| 235 | G_FABS = 220, // GenericOpcodes.td:872 |
| 236 | G_FCOPYSIGN = 221, // GenericOpcodes.td:878 |
| 237 | G_IS_FPCLASS = 222, // GenericOpcodes.td:891 |
| 238 | G_FCANONICALIZE = 223, // GenericOpcodes.td:884 |
| 239 | G_FMINNUM = 224, // GenericOpcodes.td:904 |
| 240 | G_FMAXNUM = 225, // GenericOpcodes.td:911 |
| 241 | G_FMINNUM_IEEE = 226, // GenericOpcodes.td:929 |
| 242 | G_FMAXNUM_IEEE = 227, // GenericOpcodes.td:936 |
| 243 | G_FMINIMUM = 228, // GenericOpcodes.td:946 |
| 244 | G_FMAXIMUM = 229, // GenericOpcodes.td:953 |
| 245 | G_FMINIMUMNUM = 230, // GenericOpcodes.td:961 |
| 246 | G_FMAXIMUMNUM = 231, // GenericOpcodes.td:968 |
| 247 | G_GET_FPENV = 232, // GenericOpcodes.td:1236 |
| 248 | G_SET_FPENV = 233, // GenericOpcodes.td:1243 |
| 249 | G_RESET_FPENV = 234, // GenericOpcodes.td:1250 |
| 250 | G_GET_FPMODE = 235, // GenericOpcodes.td:1257 |
| 251 | G_SET_FPMODE = 236, // GenericOpcodes.td:1264 |
| 252 | G_RESET_FPMODE = 237, // GenericOpcodes.td:1271 |
| 253 | G_GET_ROUNDING = 238, // GenericOpcodes.td:1328 |
| 254 | G_SET_ROUNDING = 239, // GenericOpcodes.td:1334 |
| 255 | G_PTR_ADD = 240, // GenericOpcodes.td:534 |
| 256 | G_PTRMASK = 241, // GenericOpcodes.td:542 |
| 257 | G_SMIN = 242, // GenericOpcodes.td:549 |
| 258 | G_SMAX = 243, // GenericOpcodes.td:557 |
| 259 | G_UMIN = 244, // GenericOpcodes.td:565 |
| 260 | G_UMAX = 245, // GenericOpcodes.td:573 |
| 261 | G_ABS = 246, // GenericOpcodes.td:581 |
| 262 | G_LROUND = 247, // GenericOpcodes.td:291 |
| 263 | G_LLROUND = 248, // GenericOpcodes.td:297 |
| 264 | G_BR = 249, // GenericOpcodes.td:1631 |
| 265 | G_BRJT = 250, // GenericOpcodes.td:1661 |
| 266 | G_VSCALE = 251, // GenericOpcodes.td:1559 |
| 267 | G_INSERT_SUBVECTOR = 252, // GenericOpcodes.td:1705 |
| 268 | G_EXTRACT_SUBVECTOR = 253, // GenericOpcodes.td:1713 |
| 269 | G_INSERT_VECTOR_ELT = 254, // GenericOpcodes.td:1721 |
| 270 | G_EXTRACT_VECTOR_ELT = 255, // GenericOpcodes.td:1729 |
| 271 | G_SHUFFLE_VECTOR = 256, // GenericOpcodes.td:1740 |
| 272 | G_SPLAT_VECTOR = 257, // GenericOpcodes.td:1748 |
| 273 | G_STEP_VECTOR = 258, // GenericOpcodes.td:1756 |
| 274 | G_VECTOR_COMPRESS = 259, // GenericOpcodes.td:1763 |
| 275 | G_CTTZ = 260, // GenericOpcodes.td:211 |
| 276 | G_CTTZ_ZERO_POISON = 261, // GenericOpcodes.td:217 |
| 277 | G_CTLZ = 262, // GenericOpcodes.td:199 |
| 278 | G_CTLZ_ZERO_POISON = 263, // GenericOpcodes.td:205 |
| 279 | G_CTLS = 264, // GenericOpcodes.td:223 |
| 280 | G_CTPOP = 265, // GenericOpcodes.td:229 |
| 281 | G_BSWAP = 266, // GenericOpcodes.td:235 |
| 282 | G_BITREVERSE = 267, // GenericOpcodes.td:242 |
| 283 | G_CLMUL = 268, // GenericOpcodes.td:588 |
| 284 | G_FCEIL = 269, // GenericOpcodes.td:1113 |
| 285 | G_FCOS = 270, // GenericOpcodes.td:1120 |
| 286 | G_FSIN = 271, // GenericOpcodes.td:1127 |
| 287 | G_FSINCOS = 272, // GenericOpcodes.td:1134 |
| 288 | G_FTAN = 273, // GenericOpcodes.td:1141 |
| 289 | G_FACOS = 274, // GenericOpcodes.td:1148 |
| 290 | G_FASIN = 275, // GenericOpcodes.td:1155 |
| 291 | G_FATAN = 276, // GenericOpcodes.td:1162 |
| 292 | G_FATAN2 = 277, // GenericOpcodes.td:1169 |
| 293 | G_FCOSH = 278, // GenericOpcodes.td:1176 |
| 294 | G_FSINH = 279, // GenericOpcodes.td:1183 |
| 295 | G_FTANH = 280, // GenericOpcodes.td:1190 |
| 296 | G_FSQRT = 281, // GenericOpcodes.td:1200 |
| 297 | G_FFLOOR = 282, // GenericOpcodes.td:1207 |
| 298 | G_FRINT = 283, // GenericOpcodes.td:1214 |
| 299 | G_FNEARBYINT = 284, // GenericOpcodes.td:1221 |
| 300 | G_ADDRSPACE_CAST = 285, // GenericOpcodes.td:248 |
| 301 | G_BLOCK_ADDR = 286, // GenericOpcodes.td:254 |
| 302 | G_JUMP_TABLE = 287, // GenericOpcodes.td:260 |
| 303 | G_DYN_STACKALLOC = 288, // GenericOpcodes.td:266 |
| 304 | G_STACKSAVE = 289, // GenericOpcodes.td:272 |
| 305 | G_STACKRESTORE = 290, // GenericOpcodes.td:278 |
| 306 | G_STRICT_FADD = 291, // GenericOpcodes.td:1813 |
| 307 | G_STRICT_FSUB = 292, // GenericOpcodes.td:1814 |
| 308 | G_STRICT_FMUL = 293, // GenericOpcodes.td:1815 |
| 309 | G_STRICT_FDIV = 294, // GenericOpcodes.td:1816 |
| 310 | G_STRICT_FREM = 295, // GenericOpcodes.td:1817 |
| 311 | G_STRICT_FMA = 296, // GenericOpcodes.td:1818 |
| 312 | G_STRICT_FSQRT = 297, // GenericOpcodes.td:1819 |
| 313 | G_STRICT_FLDEXP = 298, // GenericOpcodes.td:1820 |
| 314 | G_STRICT_FCMP = 299, // GenericOpcodes.td:1821 |
| 315 | G_STRICT_FCMPS = 300, // GenericOpcodes.td:1822 |
| 316 | G_READ_REGISTER = 301, // GenericOpcodes.td:1680 |
| 317 | G_WRITE_REGISTER = 302, // GenericOpcodes.td:1690 |
| 318 | G_MEMCPY = 303, // GenericOpcodes.td:1828 |
| 319 | G_MEMCPY_INLINE = 304, // GenericOpcodes.td:1836 |
| 320 | G_MEMMOVE = 305, // GenericOpcodes.td:1844 |
| 321 | G_MEMSET = 306, // GenericOpcodes.td:1852 |
| 322 | G_BZERO = 307, // GenericOpcodes.td:1859 |
| 323 | G_MEMSET_INLINE = 308, // GenericOpcodes.td:1866 |
| 324 | G_TRAP = 309, // GenericOpcodes.td:1876 |
| 325 | G_DEBUGTRAP = 310, // GenericOpcodes.td:1883 |
| 326 | G_UBSANTRAP = 311, // GenericOpcodes.td:1889 |
| 327 | G_VECREDUCE_SEQ_FADD = 312, // GenericOpcodes.td:1779 |
| 328 | G_VECREDUCE_SEQ_FMUL = 313, // GenericOpcodes.td:1785 |
| 329 | G_VECREDUCE_FADD = 314, // GenericOpcodes.td:1791 |
| 330 | G_VECREDUCE_FMUL = 315, // GenericOpcodes.td:1792 |
| 331 | G_VECREDUCE_FMAX = 316, // GenericOpcodes.td:1794 |
| 332 | G_VECREDUCE_FMIN = 317, // GenericOpcodes.td:1795 |
| 333 | G_VECREDUCE_FMAXIMUM = 318, // GenericOpcodes.td:1796 |
| 334 | G_VECREDUCE_FMINIMUM = 319, // GenericOpcodes.td:1797 |
| 335 | G_VECREDUCE_ADD = 320, // GenericOpcodes.td:1799 |
| 336 | G_VECREDUCE_MUL = 321, // GenericOpcodes.td:1800 |
| 337 | G_VECREDUCE_AND = 322, // GenericOpcodes.td:1801 |
| 338 | G_VECREDUCE_OR = 323, // GenericOpcodes.td:1802 |
| 339 | G_VECREDUCE_XOR = 324, // GenericOpcodes.td:1803 |
| 340 | G_VECREDUCE_SMAX = 325, // GenericOpcodes.td:1804 |
| 341 | G_VECREDUCE_SMIN = 326, // GenericOpcodes.td:1805 |
| 342 | G_VECREDUCE_UMAX = 327, // GenericOpcodes.td:1806 |
| 343 | G_VECREDUCE_UMIN = 328, // GenericOpcodes.td:1807 |
| 344 | G_SBFX = 329, // GenericOpcodes.td:1901 |
| 345 | G_UBFX = 330, // GenericOpcodes.td:1909 |
| 346 | ABSMacro = 331, // MipsInstrInfo.td:2624 |
| 347 | ADJCALLSTACKDOWN = 332, // MipsInstrInfo.td:1933 |
| 348 | ADJCALLSTACKUP = 333, // MipsInstrInfo.td:1935 |
| 349 | AND_V_D_PSEUDO = 334, // MipsMSAInstrInfo.td:2661 |
| 350 | AND_V_H_PSEUDO = 335, // MipsMSAInstrInfo.td:2653 |
| 351 | AND_V_W_PSEUDO = 336, // MipsMSAInstrInfo.td:2657 |
| 352 | ATOMIC_CMP_SWAP_I16 = 337, // MipsInstrInfo.td:1964 |
| 353 | ATOMIC_CMP_SWAP_I16_POSTRA = 338, // MipsInstrInfo.td:2005 |
| 354 | ATOMIC_CMP_SWAP_I32 = 339, // MipsInstrInfo.td:1965 |
| 355 | ATOMIC_CMP_SWAP_I32_POSTRA = 340, // MipsInstrInfo.td:2006 |
| 356 | ATOMIC_CMP_SWAP_I64 = 341, // Mips64InstrInfo.td:85 |
| 357 | ATOMIC_CMP_SWAP_I64_POSTRA = 342, // Mips64InstrInfo.td:101 |
| 358 | ATOMIC_CMP_SWAP_I8 = 343, // MipsInstrInfo.td:1963 |
| 359 | ATOMIC_CMP_SWAP_I8_POSTRA = 344, // MipsInstrInfo.td:2004 |
| 360 | ATOMIC_LOAD_ADD_I16 = 345, // MipsInstrInfo.td:1941 |
| 361 | ATOMIC_LOAD_ADD_I16_POSTRA = 346, // MipsInstrInfo.td:1982 |
| 362 | ATOMIC_LOAD_ADD_I32 = 347, // MipsInstrInfo.td:1942 |
| 363 | ATOMIC_LOAD_ADD_I32_POSTRA = 348, // MipsInstrInfo.td:1983 |
| 364 | ATOMIC_LOAD_ADD_I64 = 349, // Mips64InstrInfo.td:78 |
| 365 | ATOMIC_LOAD_ADD_I64_POSTRA = 350, // Mips64InstrInfo.td:92 |
| 366 | ATOMIC_LOAD_ADD_I8 = 351, // MipsInstrInfo.td:1940 |
| 367 | ATOMIC_LOAD_ADD_I8_POSTRA = 352, // MipsInstrInfo.td:1981 |
| 368 | ATOMIC_LOAD_AND_I16 = 353, // MipsInstrInfo.td:1947 |
| 369 | ATOMIC_LOAD_AND_I16_POSTRA = 354, // MipsInstrInfo.td:1988 |
| 370 | ATOMIC_LOAD_AND_I32 = 355, // MipsInstrInfo.td:1948 |
| 371 | ATOMIC_LOAD_AND_I32_POSTRA = 356, // MipsInstrInfo.td:1989 |
| 372 | ATOMIC_LOAD_AND_I64 = 357, // Mips64InstrInfo.td:80 |
| 373 | ATOMIC_LOAD_AND_I64_POSTRA = 358, // Mips64InstrInfo.td:94 |
| 374 | ATOMIC_LOAD_AND_I8 = 359, // MipsInstrInfo.td:1946 |
| 375 | ATOMIC_LOAD_AND_I8_POSTRA = 360, // MipsInstrInfo.td:1987 |
| 376 | ATOMIC_LOAD_MAX_I16 = 361, // MipsInstrInfo.td:1971 |
| 377 | ATOMIC_LOAD_MAX_I16_POSTRA = 362, // MipsInstrInfo.td:2012 |
| 378 | ATOMIC_LOAD_MAX_I32 = 363, // MipsInstrInfo.td:1972 |
| 379 | ATOMIC_LOAD_MAX_I32_POSTRA = 364, // MipsInstrInfo.td:2013 |
| 380 | ATOMIC_LOAD_MAX_I64 = 365, // Mips64InstrInfo.td:87 |
| 381 | ATOMIC_LOAD_MAX_I64_POSTRA = 366, // Mips64InstrInfo.td:104 |
| 382 | ATOMIC_LOAD_MAX_I8 = 367, // MipsInstrInfo.td:1970 |
| 383 | ATOMIC_LOAD_MAX_I8_POSTRA = 368, // MipsInstrInfo.td:2011 |
| 384 | ATOMIC_LOAD_MIN_I16 = 369, // MipsInstrInfo.td:1968 |
| 385 | ATOMIC_LOAD_MIN_I16_POSTRA = 370, // MipsInstrInfo.td:2009 |
| 386 | ATOMIC_LOAD_MIN_I32 = 371, // MipsInstrInfo.td:1969 |
| 387 | ATOMIC_LOAD_MIN_I32_POSTRA = 372, // MipsInstrInfo.td:2010 |
| 388 | ATOMIC_LOAD_MIN_I64 = 373, // Mips64InstrInfo.td:86 |
| 389 | ATOMIC_LOAD_MIN_I64_POSTRA = 374, // Mips64InstrInfo.td:103 |
| 390 | ATOMIC_LOAD_MIN_I8 = 375, // MipsInstrInfo.td:1967 |
| 391 | ATOMIC_LOAD_MIN_I8_POSTRA = 376, // MipsInstrInfo.td:2008 |
| 392 | ATOMIC_LOAD_NAND_I16 = 377, // MipsInstrInfo.td:1956 |
| 393 | ATOMIC_LOAD_NAND_I16_POSTRA = 378, // MipsInstrInfo.td:1997 |
| 394 | ATOMIC_LOAD_NAND_I32 = 379, // MipsInstrInfo.td:1957 |
| 395 | ATOMIC_LOAD_NAND_I32_POSTRA = 380, // MipsInstrInfo.td:1998 |
| 396 | ATOMIC_LOAD_NAND_I64 = 381, // Mips64InstrInfo.td:83 |
| 397 | ATOMIC_LOAD_NAND_I64_POSTRA = 382, // Mips64InstrInfo.td:97 |
| 398 | ATOMIC_LOAD_NAND_I8 = 383, // MipsInstrInfo.td:1955 |
| 399 | ATOMIC_LOAD_NAND_I8_POSTRA = 384, // MipsInstrInfo.td:1996 |
| 400 | ATOMIC_LOAD_OR_I16 = 385, // MipsInstrInfo.td:1950 |
| 401 | ATOMIC_LOAD_OR_I16_POSTRA = 386, // MipsInstrInfo.td:1991 |
| 402 | ATOMIC_LOAD_OR_I32 = 387, // MipsInstrInfo.td:1951 |
| 403 | ATOMIC_LOAD_OR_I32_POSTRA = 388, // MipsInstrInfo.td:1992 |
| 404 | ATOMIC_LOAD_OR_I64 = 389, // Mips64InstrInfo.td:81 |
| 405 | ATOMIC_LOAD_OR_I64_POSTRA = 390, // Mips64InstrInfo.td:95 |
| 406 | ATOMIC_LOAD_OR_I8 = 391, // MipsInstrInfo.td:1949 |
| 407 | ATOMIC_LOAD_OR_I8_POSTRA = 392, // MipsInstrInfo.td:1990 |
| 408 | ATOMIC_LOAD_SUB_I16 = 393, // MipsInstrInfo.td:1944 |
| 409 | ATOMIC_LOAD_SUB_I16_POSTRA = 394, // MipsInstrInfo.td:1985 |
| 410 | ATOMIC_LOAD_SUB_I32 = 395, // MipsInstrInfo.td:1945 |
| 411 | ATOMIC_LOAD_SUB_I32_POSTRA = 396, // MipsInstrInfo.td:1986 |
| 412 | ATOMIC_LOAD_SUB_I64 = 397, // Mips64InstrInfo.td:79 |
| 413 | ATOMIC_LOAD_SUB_I64_POSTRA = 398, // Mips64InstrInfo.td:93 |
| 414 | ATOMIC_LOAD_SUB_I8 = 399, // MipsInstrInfo.td:1943 |
| 415 | ATOMIC_LOAD_SUB_I8_POSTRA = 400, // MipsInstrInfo.td:1984 |
| 416 | ATOMIC_LOAD_UMAX_I16 = 401, // MipsInstrInfo.td:1977 |
| 417 | ATOMIC_LOAD_UMAX_I16_POSTRA = 402, // MipsInstrInfo.td:2018 |
| 418 | ATOMIC_LOAD_UMAX_I32 = 403, // MipsInstrInfo.td:1978 |
| 419 | ATOMIC_LOAD_UMAX_I32_POSTRA = 404, // MipsInstrInfo.td:2019 |
| 420 | ATOMIC_LOAD_UMAX_I64 = 405, // Mips64InstrInfo.td:89 |
| 421 | ATOMIC_LOAD_UMAX_I64_POSTRA = 406, // Mips64InstrInfo.td:106 |
| 422 | ATOMIC_LOAD_UMAX_I8 = 407, // MipsInstrInfo.td:1976 |
| 423 | ATOMIC_LOAD_UMAX_I8_POSTRA = 408, // MipsInstrInfo.td:2017 |
| 424 | ATOMIC_LOAD_UMIN_I16 = 409, // MipsInstrInfo.td:1974 |
| 425 | ATOMIC_LOAD_UMIN_I16_POSTRA = 410, // MipsInstrInfo.td:2015 |
| 426 | ATOMIC_LOAD_UMIN_I32 = 411, // MipsInstrInfo.td:1975 |
| 427 | ATOMIC_LOAD_UMIN_I32_POSTRA = 412, // MipsInstrInfo.td:2016 |
| 428 | ATOMIC_LOAD_UMIN_I64 = 413, // Mips64InstrInfo.td:88 |
| 429 | ATOMIC_LOAD_UMIN_I64_POSTRA = 414, // Mips64InstrInfo.td:105 |
| 430 | ATOMIC_LOAD_UMIN_I8 = 415, // MipsInstrInfo.td:1973 |
| 431 | ATOMIC_LOAD_UMIN_I8_POSTRA = 416, // MipsInstrInfo.td:2014 |
| 432 | ATOMIC_LOAD_XOR_I16 = 417, // MipsInstrInfo.td:1953 |
| 433 | ATOMIC_LOAD_XOR_I16_POSTRA = 418, // MipsInstrInfo.td:1994 |
| 434 | ATOMIC_LOAD_XOR_I32 = 419, // MipsInstrInfo.td:1954 |
| 435 | ATOMIC_LOAD_XOR_I32_POSTRA = 420, // MipsInstrInfo.td:1995 |
| 436 | ATOMIC_LOAD_XOR_I64 = 421, // Mips64InstrInfo.td:82 |
| 437 | ATOMIC_LOAD_XOR_I64_POSTRA = 422, // Mips64InstrInfo.td:96 |
| 438 | ATOMIC_LOAD_XOR_I8 = 423, // MipsInstrInfo.td:1952 |
| 439 | ATOMIC_LOAD_XOR_I8_POSTRA = 424, // MipsInstrInfo.td:1993 |
| 440 | ATOMIC_SWAP_I16 = 425, // MipsInstrInfo.td:1960 |
| 441 | ATOMIC_SWAP_I16_POSTRA = 426, // MipsInstrInfo.td:2001 |
| 442 | ATOMIC_SWAP_I32 = 427, // MipsInstrInfo.td:1961 |
| 443 | ATOMIC_SWAP_I32_POSTRA = 428, // MipsInstrInfo.td:2002 |
| 444 | ATOMIC_SWAP_I64 = 429, // Mips64InstrInfo.td:84 |
| 445 | ATOMIC_SWAP_I64_POSTRA = 430, // Mips64InstrInfo.td:99 |
| 446 | ATOMIC_SWAP_I8 = 431, // MipsInstrInfo.td:1959 |
| 447 | ATOMIC_SWAP_I8_POSTRA = 432, // MipsInstrInfo.td:2000 |
| 448 | B = 433, // MipsInstrInfo.td:2296 |
| 449 | BAL_BR = 434, // MipsInstrInfo.td:2318 |
| 450 | BAL_BR_MM = 435, // MicroMipsInstrInfo.td:964 |
| 451 | BEQLImmMacro = 436, // MipsInstrInfo.td:3033 |
| 452 | BGE = 437, // MipsInstrInfo.td:3013 |
| 453 | BGEImmMacro = 438, // MipsInstrInfo.td:3038 |
| 454 | BGEL = 439, // MipsInstrInfo.td:3021 |
| 455 | BGELImmMacro = 440, // MipsInstrInfo.td:3046 |
| 456 | BGEU = 441, // MipsInstrInfo.td:3017 |
| 457 | BGEUImmMacro = 442, // MipsInstrInfo.td:3042 |
| 458 | BGEUL = 443, // MipsInstrInfo.td:3025 |
| 459 | BGEULImmMacro = 444, // MipsInstrInfo.td:3050 |
| 460 | BGT = 445, // MipsInstrInfo.td:3014 |
| 461 | BGTImmMacro = 446, // MipsInstrInfo.td:3039 |
| 462 | BGTL = 447, // MipsInstrInfo.td:3022 |
| 463 | BGTLImmMacro = 448, // MipsInstrInfo.td:3047 |
| 464 | BGTU = 449, // MipsInstrInfo.td:3018 |
| 465 | BGTUImmMacro = 450, // MipsInstrInfo.td:3043 |
| 466 | BGTUL = 451, // MipsInstrInfo.td:3026 |
| 467 | BGTULImmMacro = 452, // MipsInstrInfo.td:3051 |
| 468 | BLE = 453, // MipsInstrInfo.td:3012 |
| 469 | BLEImmMacro = 454, // MipsInstrInfo.td:3037 |
| 470 | BLEL = 455, // MipsInstrInfo.td:3020 |
| 471 | BLELImmMacro = 456, // MipsInstrInfo.td:3045 |
| 472 | BLEU = 457, // MipsInstrInfo.td:3016 |
| 473 | BLEUImmMacro = 458, // MipsInstrInfo.td:3041 |
| 474 | BLEUL = 459, // MipsInstrInfo.td:3024 |
| 475 | BLEULImmMacro = 460, // MipsInstrInfo.td:3049 |
| 476 | BLT = 461, // MipsInstrInfo.td:3011 |
| 477 | BLTImmMacro = 462, // MipsInstrInfo.td:3036 |
| 478 | BLTL = 463, // MipsInstrInfo.td:3019 |
| 479 | BLTLImmMacro = 464, // MipsInstrInfo.td:3044 |
| 480 | BLTU = 465, // MipsInstrInfo.td:3015 |
| 481 | BLTUImmMacro = 466, // MipsInstrInfo.td:3040 |
| 482 | BLTUL = 467, // MipsInstrInfo.td:3023 |
| 483 | BLTULImmMacro = 468, // MipsInstrInfo.td:3048 |
| 484 | BNELImmMacro = 469, // MipsInstrInfo.td:3034 |
| 485 | BPOSGE32_PSEUDO = 470, // MipsDSPInstrInfo.td:1083 |
| 486 | BSEL_D_PSEUDO = 471, // MipsMSAInstrInfo.td:2769 |
| 487 | BSEL_FD_PSEUDO = 472, // MipsMSAInstrInfo.td:2771 |
| 488 | BSEL_FW_PSEUDO = 473, // MipsMSAInstrInfo.td:2770 |
| 489 | BSEL_H_PSEUDO = 474, // MipsMSAInstrInfo.td:2767 |
| 490 | BSEL_W_PSEUDO = 475, // MipsMSAInstrInfo.td:2768 |
| 491 | B_MM = 476, // MicroMipsInstrInfo.td:974 |
| 492 | B_MMR6_Pseudo = 477, // MicroMips32r6InstrInfo.td:1587 |
| 493 | B_MM_Pseudo = 478, // MicroMipsInstrInfo.td:1287 |
| 494 | BeqImm = 479, // MipsInstrInfo.td:3001 |
| 495 | BneImm = 480, // MipsInstrInfo.td:2998 |
| 496 | BteqzT8CmpX16 = 481, // Mips16InstrInfo.td:622 |
| 497 | BteqzT8CmpiX16 = 482, // Mips16InstrInfo.td:624 |
| 498 | BteqzT8SltX16 = 483, // Mips16InstrInfo.td:627 |
| 499 | BteqzT8SltiX16 = 484, // Mips16InstrInfo.td:631 |
| 500 | BteqzT8SltiuX16 = 485, // Mips16InstrInfo.td:633 |
| 501 | BteqzT8SltuX16 = 486, // Mips16InstrInfo.td:629 |
| 502 | BtnezT8CmpX16 = 487, // Mips16InstrInfo.td:650 |
| 503 | BtnezT8CmpiX16 = 488, // Mips16InstrInfo.td:652 |
| 504 | BtnezT8SltX16 = 489, // Mips16InstrInfo.td:654 |
| 505 | BtnezT8SltiX16 = 490, // Mips16InstrInfo.td:658 |
| 506 | BtnezT8SltiuX16 = 491, // Mips16InstrInfo.td:660 |
| 507 | BtnezT8SltuX16 = 492, // Mips16InstrInfo.td:656 |
| 508 | BuildPairF64 = 493, // MipsInstrFPU.td:839 |
| 509 | BuildPairF64_64 = 494, // MipsInstrFPU.td:840 |
| 510 | CFTC1 = 495, // MipsMTInstrInfo.td:138 |
| 511 | CONSTPOOL_ENTRY = 496, // Mips16InstrInfo.td:1885 |
| 512 | COPY_FD_PSEUDO = 497, // MipsMSAInstrInfo.td:2854 |
| 513 | COPY_FW_PSEUDO = 498, // MipsMSAInstrInfo.td:2853 |
| 514 | CTTC1 = 499, // MipsMTInstrInfo.td:167 |
| 515 | Constant32 = 500, // Mips16InstrInfo.td:459 |
| 516 | DMULImmMacro = 501, // Mips64InstrInfo.td:1134 |
| 517 | DMULMacro = 502, // Mips64InstrInfo.td:1150 |
| 518 | DMULOMacro = 503, // Mips64InstrInfo.td:1139 |
| 519 | DMULOUMacro = 504, // Mips64InstrInfo.td:1144 |
| 520 | DROL = 505, // MipsInstrInfo.td:2598 |
| 521 | DROLImm = 506, // MipsInstrInfo.td:2601 |
| 522 | DROR = 507, // MipsInstrInfo.td:2611 |
| 523 | DRORImm = 508, // MipsInstrInfo.td:2614 |
| 524 | DSDivIMacro = 509, // Mips64InstrInfo.td:1161 |
| 525 | DSDivMacro = 510, // Mips64InstrInfo.td:1157 |
| 526 | DSRemIMacro = 511, // Mips64InstrInfo.td:1203 |
| 527 | DSRemMacro = 512, // Mips64InstrInfo.td:1199 |
| 528 | DUDivIMacro = 513, // Mips64InstrInfo.td:1169 |
| 529 | DUDivMacro = 514, // Mips64InstrInfo.td:1165 |
| 530 | DURemIMacro = 515, // Mips64InstrInfo.td:1211 |
| 531 | DURemMacro = 516, // Mips64InstrInfo.td:1207 |
| 532 | ERet = 517, // MipsInstrInfo.td:1929 |
| 533 | ExtractElementF64 = 518, // MipsInstrFPU.td:852 |
| 534 | ExtractElementF64_64 = 519, // MipsInstrFPU.td:853 |
| 535 | FABS_D = 520, // MipsMSAInstrInfo.td:3470 |
| 536 | FABS_W = 521, // MipsMSAInstrInfo.td:3467 |
| 537 | FEXP2_D_1_PSEUDO = 522, // MipsMSAInstrInfo.td:2940 |
| 538 | FEXP2_W_1_PSEUDO = 523, // MipsMSAInstrInfo.td:2939 |
| 539 | FILL_FD_PSEUDO = 524, // MipsMSAInstrInfo.td:2965 |
| 540 | FILL_FW_PSEUDO = 525, // MipsMSAInstrInfo.td:2964 |
| 541 | GotPrologue16 = 526, // Mips16InstrInfo.td:1868 |
| 542 | INSERT_B_VIDX64_PSEUDO = 527, // MipsMSAInstrInfo.td:3131 |
| 543 | INSERT_B_VIDX_PSEUDO = 528, // MipsMSAInstrInfo.td:3124 |
| 544 | INSERT_D_VIDX64_PSEUDO = 529, // MipsMSAInstrInfo.td:3134 |
| 545 | INSERT_D_VIDX_PSEUDO = 530, // MipsMSAInstrInfo.td:3127 |
| 546 | INSERT_FD_PSEUDO = 531, // MipsMSAInstrInfo.td:3122 |
| 547 | INSERT_FD_VIDX64_PSEUDO = 532, // MipsMSAInstrInfo.td:3136 |
| 548 | INSERT_FD_VIDX_PSEUDO = 533, // MipsMSAInstrInfo.td:3129 |
| 549 | INSERT_FW_PSEUDO = 534, // MipsMSAInstrInfo.td:3121 |
| 550 | INSERT_FW_VIDX64_PSEUDO = 535, // MipsMSAInstrInfo.td:3135 |
| 551 | INSERT_FW_VIDX_PSEUDO = 536, // MipsMSAInstrInfo.td:3128 |
| 552 | INSERT_H_VIDX64_PSEUDO = 537, // MipsMSAInstrInfo.td:3132 |
| 553 | INSERT_H_VIDX_PSEUDO = 538, // MipsMSAInstrInfo.td:3125 |
| 554 | INSERT_W_VIDX64_PSEUDO = 539, // MipsMSAInstrInfo.td:3133 |
| 555 | INSERT_W_VIDX_PSEUDO = 540, // MipsMSAInstrInfo.td:3126 |
| 556 | JALR64Pseudo = 541, // Mips64InstrInfo.td:284 |
| 557 | JALRHB64Pseudo = 542, // Mips64InstrInfo.td:651 |
| 558 | JALRHBPseudo = 543, // MipsInstrInfo.td:2544 |
| 559 | JALRPseudo = 544, // MipsInstrInfo.td:2304 |
| 560 | JAL_MMR6 = 545, // MicroMips32r6InstrInfo.td:1724 |
| 561 | JalOneReg = 546, // MipsInstrInfo.td:2987 |
| 562 | JalTwoReg = 547, // MipsInstrInfo.td:2985 |
| 563 | LDMacro = 548, // MipsInstrInfo.td:3148 |
| 564 | LDR_D = 549, // MipsMSAInstrInfo.td:2218 |
| 565 | LDR_W = 550, // MipsMSAInstrInfo.td:2219 |
| 566 | LOAD_ACC128 = 551, // Mips64InstrInfo.td:110 |
| 567 | LOAD_ACC64 = 552, // MipsInstrInfo.td:2023 |
| 568 | LOAD_ACC64DSP = 553, // MipsDSPInstrInfo.td:1257 |
| 569 | LOAD_CCOND_DSP = 554, // MipsDSPInstrInfo.td:1261 |
| 570 | LONG_BRANCH_ADDiu = 555, // MipsInstrInfo.td:2043 |
| 571 | LONG_BRANCH_ADDiu2Op = 556, // MipsInstrInfo.td:2048 |
| 572 | LONG_BRANCH_DADDiu = 557, // Mips64InstrInfo.td:455 |
| 573 | LONG_BRANCH_DADDiu2Op = 558, // Mips64InstrInfo.td:447 |
| 574 | LONG_BRANCH_LUi = 559, // MipsInstrInfo.td:2032 |
| 575 | LONG_BRANCH_LUi2Op = 560, // MipsInstrInfo.td:2037 |
| 576 | LONG_BRANCH_LUi2Op_64 = 561, // Mips64InstrInfo.td:442 |
| 577 | LWM_MM = 562, // MicroMipsInstrInfo.td:869 |
| 578 | LoadAddrImm32 = 563, // MipsInstrInfo.td:2983 |
| 579 | LoadAddrImm64 = 564, // Mips64InstrInfo.td:1131 |
| 580 | LoadAddrReg32 = 565, // MipsInstrInfo.td:2978 |
| 581 | LoadAddrReg64 = 566, // Mips64InstrInfo.td:1129 |
| 582 | LoadImm32 = 567, // MipsInstrInfo.td:2972 |
| 583 | LoadImm64 = 568, // Mips64InstrInfo.td:1127 |
| 584 | LoadImmDoubleFGR = 569, // MipsInstrFPU.td:887 |
| 585 | LoadImmDoubleFGR_32 = 570, // MipsInstrFPU.td:882 |
| 586 | LoadImmDoubleGPR = 571, // MipsInstrFPU.td:878 |
| 587 | LoadImmSingleFGR = 572, // MipsInstrFPU.td:873 |
| 588 | LoadImmSingleGPR = 573, // MipsInstrFPU.td:869 |
| 589 | LwConstant32 = 574, // Mips16InstrInfo.td:461 |
| 590 | MFTACX = 575, // MipsMTInstrInfo.td:126 |
| 591 | MFTC0 = 576, // MipsMTInstrInfo.td:112 |
| 592 | MFTC1 = 577, // MipsMTInstrInfo.td:132 |
| 593 | MFTDSP = 578, // MipsMTInstrInfo.td:129 |
| 594 | MFTGPR = 579, // MipsMTInstrInfo.td:116 |
| 595 | MFTHC1 = 580, // MipsMTInstrInfo.td:135 |
| 596 | MFTHI = 581, // MipsMTInstrInfo.td:123 |
| 597 | MFTLO = 582, // MipsMTInstrInfo.td:120 |
| 598 | MIPSeh_return32 = 583, // MipsInstrInfo.td:2379 |
| 599 | MIPSeh_return64 = 584, // MipsInstrInfo.td:2381 |
| 600 | MTTACX = 585, // MipsMTInstrInfo.td:155 |
| 601 | MTTC0 = 586, // MipsMTInstrInfo.td:142 |
| 602 | MTTC1 = 587, // MipsMTInstrInfo.td:161 |
| 603 | MTTDSP = 588, // MipsMTInstrInfo.td:158 |
| 604 | MTTGPR = 589, // MipsMTInstrInfo.td:146 |
| 605 | MTTHC1 = 590, // MipsMTInstrInfo.td:164 |
| 606 | MTTHI = 591, // MipsMTInstrInfo.td:152 |
| 607 | MTTLO = 592, // MipsMTInstrInfo.td:149 |
| 608 | MULImmMacro = 593, // MipsInstrInfo.td:2659 |
| 609 | MULOMacro = 594, // MipsInstrInfo.td:2663 |
| 610 | MULOUMacro = 595, // MipsInstrInfo.td:2667 |
| 611 | MultRxRy16 = 596, // Mips16InstrInfo.td:876 |
| 612 | MultRxRyRz16 = 597, // Mips16InstrInfo.td:893 |
| 613 | MultuRxRy16 = 598, // Mips16InstrInfo.td:882 |
| 614 | MultuRxRyRz16 = 599, // Mips16InstrInfo.td:904 |
| 615 | NOP = 600, // MipsInstrInfo.td:2421 |
| 616 | NORImm = 601, // MipsInstrInfo.td:2993 |
| 617 | NORImm64 = 602, // Mips64InstrInfo.td:1233 |
| 618 | NOR_V_D_PSEUDO = 603, // MipsMSAInstrInfo.td:3265 |
| 619 | NOR_V_H_PSEUDO = 604, // MipsMSAInstrInfo.td:3257 |
| 620 | NOR_V_W_PSEUDO = 605, // MipsMSAInstrInfo.td:3261 |
| 621 | OR_V_D_PSEUDO = 606, // MipsMSAInstrInfo.td:3281 |
| 622 | OR_V_H_PSEUDO = 607, // MipsMSAInstrInfo.td:3273 |
| 623 | OR_V_W_PSEUDO = 608, // MipsMSAInstrInfo.td:3277 |
| 624 | PseudoCMPU_EQ_QB = 609, // MipsDSPInstrInfo.td:1285 |
| 625 | PseudoCMPU_LE_QB = 610, // MipsDSPInstrInfo.td:1287 |
| 626 | PseudoCMPU_LT_QB = 611, // MipsDSPInstrInfo.td:1286 |
| 627 | PseudoCMP_EQ_PH = 612, // MipsDSPInstrInfo.td:1282 |
| 628 | PseudoCMP_LE_PH = 613, // MipsDSPInstrInfo.td:1284 |
| 629 | PseudoCMP_LT_PH = 614, // MipsDSPInstrInfo.td:1283 |
| 630 | PseudoCVT_D32_W = 615, // MipsInstrFPU.td:559 |
| 631 | PseudoCVT_D64_L = 616, // MipsInstrFPU.td:562 |
| 632 | PseudoCVT_D64_W = 617, // MipsInstrFPU.td:561 |
| 633 | PseudoCVT_S_L = 618, // MipsInstrFPU.td:560 |
| 634 | PseudoCVT_S_W = 619, // MipsInstrFPU.td:557 |
| 635 | PseudoDMULT = 620, // Mips64InstrInfo.td:320 |
| 636 | PseudoDMULTu = 621, // Mips64InstrInfo.td:322 |
| 637 | PseudoDSDIV = 622, // Mips64InstrInfo.td:333 |
| 638 | PseudoDUDIV = 623, // Mips64InstrInfo.td:336 |
| 639 | PseudoD_SELECT_I = 624, // MipsCondMov.td:306 |
| 640 | PseudoD_SELECT_I64 = 625, // MipsCondMov.td:307 |
| 641 | PseudoIndirectBranch = 626, // MipsInstrInfo.td:2342 |
| 642 | PseudoIndirectBranch64 = 627, // Mips64InstrInfo.td:298 |
| 643 | PseudoIndirectBranch64R6 = 628, // Mips64r6InstrInfo.td:325 |
| 644 | PseudoIndirectBranchR6 = 629, // Mips32r6InstrInfo.td:1154 |
| 645 | PseudoIndirectBranch_MM = 630, // MicroMipsInstrInfo.td:1097 |
| 646 | PseudoIndirectBranch_MMR6 = 631, // MicroMips32r6InstrInfo.td:1735 |
| 647 | PseudoIndirectHazardBranch = 632, // MipsInstrInfo.td:2550 |
| 648 | PseudoIndirectHazardBranch64 = 633, // Mips64InstrInfo.td:306 |
| 649 | PseudoIndrectHazardBranch64R6 = 634, // Mips64r6InstrInfo.td:334 |
| 650 | PseudoIndrectHazardBranchR6 = 635, // Mips32r6InstrInfo.td:1162 |
| 651 | PseudoMADD = 636, // MipsInstrInfo.td:2451 |
| 652 | PseudoMADDU = 637, // MipsInstrInfo.td:2453 |
| 653 | PseudoMADDU_MM = 638, // MicroMipsInstrInfo.td:1083 |
| 654 | PseudoMADD_MM = 639, // MicroMipsInstrInfo.td:1081 |
| 655 | PseudoMFHI = 640, // MipsInstrInfo.td:2448 |
| 656 | PseudoMFHI64 = 641, // Mips64InstrInfo.td:349 |
| 657 | PseudoMFHI_MM = 642, // MicroMipsInstrInfo.td:1075 |
| 658 | PseudoMFLO = 643, // MipsInstrInfo.td:2449 |
| 659 | PseudoMFLO64 = 644, // Mips64InstrInfo.td:351 |
| 660 | PseudoMFLO_MM = 645, // MicroMipsInstrInfo.td:1077 |
| 661 | PseudoMSUB = 646, // MipsInstrInfo.td:2455 |
| 662 | PseudoMSUBU = 647, // MipsInstrInfo.td:2457 |
| 663 | PseudoMSUBU_MM = 648, // MicroMipsInstrInfo.td:1087 |
| 664 | PseudoMSUB_MM = 649, // MicroMipsInstrInfo.td:1085 |
| 665 | PseudoMTLOHI = 650, // MipsInstrInfo.td:2450 |
| 666 | PseudoMTLOHI64 = 651, // Mips64InstrInfo.td:353 |
| 667 | PseudoMTLOHI_DSP = 652, // MipsDSPInstrInfo.td:1293 |
| 668 | PseudoMTLOHI_MM = 653, // MicroMipsInstrInfo.td:1079 |
| 669 | PseudoMULT = 654, // MipsInstrInfo.td:2444 |
| 670 | PseudoMULT_MM = 655, // MicroMipsInstrInfo.td:1071 |
| 671 | PseudoMULTu = 656, // MipsInstrInfo.td:2446 |
| 672 | PseudoMULTu_MM = 657, // MicroMipsInstrInfo.td:1073 |
| 673 | PseudoPICK_PH = 658, // MipsDSPInstrInfo.td:1289 |
| 674 | PseudoPICK_QB = 659, // MipsDSPInstrInfo.td:1290 |
| 675 | PseudoReturn = 660, // MipsInstrInfo.td:2361 |
| 676 | PseudoReturn64 = 661, // Mips64InstrInfo.td:292 |
| 677 | PseudoSDIV = 662, // MipsInstrInfo.td:2462 |
| 678 | PseudoSELECTFP_F_D32 = 663, // MipsCondMov.td:296 |
| 679 | PseudoSELECTFP_F_D64 = 664, // MipsCondMov.td:297 |
| 680 | PseudoSELECTFP_F_I = 665, // MipsCondMov.td:293 |
| 681 | PseudoSELECTFP_F_I64 = 666, // MipsCondMov.td:294 |
| 682 | PseudoSELECTFP_F_S = 667, // MipsCondMov.td:295 |
| 683 | PseudoSELECTFP_T_D32 = 668, // MipsCondMov.td:290 |
| 684 | PseudoSELECTFP_T_D64 = 669, // MipsCondMov.td:291 |
| 685 | PseudoSELECTFP_T_I = 670, // MipsCondMov.td:287 |
| 686 | PseudoSELECTFP_T_I64 = 671, // MipsCondMov.td:288 |
| 687 | PseudoSELECTFP_T_S = 672, // MipsCondMov.td:289 |
| 688 | PseudoSELECT_D32 = 673, // MipsCondMov.td:284 |
| 689 | PseudoSELECT_D64 = 674, // MipsCondMov.td:285 |
| 690 | PseudoSELECT_I = 675, // MipsCondMov.td:281 |
| 691 | PseudoSELECT_I64 = 676, // MipsCondMov.td:282 |
| 692 | PseudoSELECT_S = 677, // MipsCondMov.td:283 |
| 693 | PseudoTRUNC_W_D = 678, // MipsInstrFPU.td:864 |
| 694 | PseudoTRUNC_W_D32 = 679, // MipsInstrFPU.td:859 |
| 695 | PseudoTRUNC_W_S = 680, // MipsInstrFPU.td:855 |
| 696 | PseudoUDIV = 681, // MipsInstrInfo.td:2464 |
| 697 | ROL = 682, // MipsInstrInfo.td:2576 |
| 698 | ROLImm = 683, // MipsInstrInfo.td:2579 |
| 699 | ROR = 684, // MipsInstrInfo.td:2587 |
| 700 | RORImm = 685, // MipsInstrInfo.td:2590 |
| 701 | RetRA = 686, // MipsInstrInfo.td:1926 |
| 702 | RetRA16 = 687, // Mips16InstrInfo.td:1369 |
| 703 | SDC1_M1 = 688, // MipsInstrFPU.td:892 |
| 704 | SDIV_MM_Pseudo = 689, // MicroMipsInstrInfo.td:1290 |
| 705 | SDMacro = 690, // MipsInstrInfo.td:3151 |
| 706 | SDivIMacro = 691, // MipsInstrInfo.td:3063 |
| 707 | SDivMacro = 692, // MipsInstrInfo.td:3059 |
| 708 | SEQIMacro = 693, // MipsInstrInfo.td:2635 |
| 709 | SEQMacro = 694, // MipsInstrInfo.td:2627 |
| 710 | SGE = 695, // MipsInstrInfo.td:2751 |
| 711 | SGEImm = 696, // MipsInstrInfo.td:2757 |
| 712 | SGEImm64 = 697, // Mips64InstrInfo.td:1247 |
| 713 | SGEU = 698, // MipsInstrInfo.td:2765 |
| 714 | SGEUImm = 699, // MipsInstrInfo.td:2771 |
| 715 | SGEUImm64 = 700, // Mips64InstrInfo.td:1254 |
| 716 | SGTImm = 701, // MipsInstrInfo.td:2786 |
| 717 | SGTImm64 = 702, // Mips64InstrInfo.td:1261 |
| 718 | SGTUImm = 703, // MipsInstrInfo.td:2800 |
| 719 | SGTUImm64 = 704, // Mips64InstrInfo.td:1268 |
| 720 | SLE = 705, // MipsInstrInfo.td:2808 |
| 721 | SLEImm = 706, // MipsInstrInfo.td:2814 |
| 722 | SLEImm64 = 707, // Mips64InstrInfo.td:1275 |
| 723 | SLEU = 708, // MipsInstrInfo.td:2822 |
| 724 | SLEUImm = 709, // MipsInstrInfo.td:2828 |
| 725 | SLEUImm64 = 710, // Mips64InstrInfo.td:1282 |
| 726 | SLTImm64 = 711, // Mips64InstrInfo.td:1236 |
| 727 | SLTUImm64 = 712, // Mips64InstrInfo.td:1241 |
| 728 | SNEIMacro = 713, // MipsInstrInfo.td:2651 |
| 729 | SNEMacro = 714, // MipsInstrInfo.td:2643 |
| 730 | SNZ_B_PSEUDO = 715, // MipsMSAInstrInfo.td:3632 |
| 731 | SNZ_D_PSEUDO = 716, // MipsMSAInstrInfo.td:3638 |
| 732 | SNZ_H_PSEUDO = 717, // MipsMSAInstrInfo.td:3634 |
| 733 | SNZ_V_PSEUDO = 718, // MipsMSAInstrInfo.td:3640 |
| 734 | SNZ_W_PSEUDO = 719, // MipsMSAInstrInfo.td:3636 |
| 735 | SRemIMacro = 720, // MipsInstrInfo.td:3107 |
| 736 | SRemMacro = 721, // MipsInstrInfo.td:3103 |
| 737 | STORE_ACC128 = 722, // Mips64InstrInfo.td:111 |
| 738 | STORE_ACC64 = 723, // MipsInstrInfo.td:2024 |
| 739 | STORE_ACC64DSP = 724, // MipsDSPInstrInfo.td:1258 |
| 740 | STORE_CCOND_DSP = 725, // MipsDSPInstrInfo.td:1262 |
| 741 | STR_D = 726, // MipsMSAInstrInfo.td:2555 |
| 742 | STR_W = 727, // MipsMSAInstrInfo.td:2556 |
| 743 | SWM_MM = 728, // MicroMipsInstrInfo.td:868 |
| 744 | SZ_B_PSEUDO = 729, // MipsMSAInstrInfo.td:3643 |
| 745 | SZ_D_PSEUDO = 730, // MipsMSAInstrInfo.td:3646 |
| 746 | SZ_H_PSEUDO = 731, // MipsMSAInstrInfo.td:3644 |
| 747 | SZ_V_PSEUDO = 732, // MipsMSAInstrInfo.td:3647 |
| 748 | SZ_W_PSEUDO = 733, // MipsMSAInstrInfo.td:3645 |
| 749 | SaaAddr = 734, // Mips64InstrInfo.td:622 |
| 750 | SaadAddr = 735, // Mips64InstrInfo.td:624 |
| 751 | SelBeqZ = 736, // Mips16InstrInfo.td:1013 |
| 752 | SelBneZ = 737, // Mips16InstrInfo.td:1068 |
| 753 | SelTBteqZCmp = 738, // Mips16InstrInfo.td:1021 |
| 754 | SelTBteqZCmpi = 739, // Mips16InstrInfo.td:1029 |
| 755 | SelTBteqZSlt = 740, // Mips16InstrInfo.td:1037 |
| 756 | SelTBteqZSlti = 741, // Mips16InstrInfo.td:1045 |
| 757 | SelTBteqZSltiu = 742, // Mips16InstrInfo.td:1061 |
| 758 | SelTBteqZSltu = 743, // Mips16InstrInfo.td:1053 |
| 759 | SelTBtneZCmp = 744, // Mips16InstrInfo.td:1076 |
| 760 | SelTBtneZCmpi = 745, // Mips16InstrInfo.td:1084 |
| 761 | SelTBtneZSlt = 746, // Mips16InstrInfo.td:1092 |
| 762 | SelTBtneZSlti = 747, // Mips16InstrInfo.td:1100 |
| 763 | SelTBtneZSltiu = 748, // Mips16InstrInfo.td:1116 |
| 764 | SelTBtneZSltu = 749, // Mips16InstrInfo.td:1108 |
| 765 | SltCCRxRy16 = 750, // Mips16InstrInfo.td:1196 |
| 766 | SltiCCRxImmX16 = 751, // Mips16InstrInfo.td:1160 |
| 767 | SltiuCCRxImmX16 = 752, // Mips16InstrInfo.td:1185 |
| 768 | SltuCCRxRy16 = 753, // Mips16InstrInfo.td:1212 |
| 769 | SltuRxRyRz16 = 754, // Mips16InstrInfo.td:1206 |
| 770 | TAILCALL = 755, // MipsInstrInfo.td:2321 |
| 771 | TAILCALL64R6REG = 756, // Mips64r6InstrInfo.td:324 |
| 772 | TAILCALLHB64R6REG = 757, // Mips64r6InstrInfo.td:332 |
| 773 | TAILCALLHBR6REG = 758, // Mips32r6InstrInfo.td:1161 |
| 774 | TAILCALLR6REG = 759, // Mips32r6InstrInfo.td:1153 |
| 775 | TAILCALLREG = 760, // MipsInstrInfo.td:2325 |
| 776 | TAILCALLREG64 = 761, // Mips64InstrInfo.td:296 |
| 777 | TAILCALLREGHB = 762, // MipsInstrInfo.td:2549 |
| 778 | TAILCALLREGHB64 = 763, // Mips64InstrInfo.td:304 |
| 779 | TAILCALLREG_MM = 764, // MicroMipsInstrInfo.td:1094 |
| 780 | TAILCALLREG_MMR6 = 765, // MicroMips32r6InstrInfo.td:1733 |
| 781 | TAILCALL_MM = 766, // MicroMipsInstrInfo.td:1091 |
| 782 | TAILCALL_MMR6 = 767, // MicroMips32r6InstrInfo.td:1731 |
| 783 | TRAP = 768, // MipsInstrInfo.td:2236 |
| 784 | TRAP_MM = 769, // MicroMipsInstrInfo.td:994 |
| 785 | UDIV_MM_Pseudo = 770, // MicroMipsInstrInfo.td:1292 |
| 786 | UDivIMacro = 771, // MipsInstrInfo.td:3071 |
| 787 | UDivMacro = 772, // MipsInstrInfo.td:3067 |
| 788 | URemIMacro = 773, // MipsInstrInfo.td:3115 |
| 789 | URemMacro = 774, // MipsInstrInfo.td:3111 |
| 790 | Ulh = 775, // MipsInstrInfo.td:3133 |
| 791 | Ulhu = 776, // MipsInstrInfo.td:3136 |
| 792 | Ulw = 777, // MipsInstrInfo.td:3139 |
| 793 | Ush = 778, // MipsInstrInfo.td:3142 |
| 794 | Usw = 779, // MipsInstrInfo.td:3145 |
| 795 | XOR_V_D_PSEUDO = 780, // MipsMSAInstrInfo.td:3436 |
| 796 | XOR_V_H_PSEUDO = 781, // MipsMSAInstrInfo.td:3428 |
| 797 | XOR_V_W_PSEUDO = 782, // MipsMSAInstrInfo.td:3432 |
| 798 | ABSQ_S_PH = 783, // MipsDSPInstrInfo.td:1102 |
| 799 | ABSQ_S_PH_MM = 784, // MicroMipsDSPInstrInfo.td:410 |
| 800 | ABSQ_S_QB = 785, // MipsDSPInstrInfo.td:1214 |
| 801 | ABSQ_S_QB_MMR2 = 786, // MicroMipsDSPInstrInfo.td:516 |
| 802 | ABSQ_S_W = 787, // MipsDSPInstrInfo.td:1103 |
| 803 | ABSQ_S_W_MM = 788, // MicroMipsDSPInstrInfo.td:411 |
| 804 | ADD = 789, // MipsInstrInfo.td:2095 |
| 805 | ADDIUPC = 790, // Mips32r6InstrInfo.td:818 |
| 806 | ADDIUPC_MM = 791, // MicroMipsInstrInfo.td:759 |
| 807 | ADDIUPC_MMR6 = 792, // MicroMips32r6InstrInfo.td:1262 |
| 808 | ADDIUR1SP_MM = 793, // MicroMipsInstrInfo.td:641 |
| 809 | ADDIUR2_MM = 794, // MicroMipsInstrInfo.td:643 |
| 810 | ADDIUS5_MM = 795, // MicroMipsInstrInfo.td:645 |
| 811 | ADDIUSP_MM = 796, // MicroMipsInstrInfo.td:647 |
| 812 | ADDIU_MMR6 = 797, // MicroMips32r6InstrInfo.td:1260 |
| 813 | ADDQH_PH = 798, // MipsDSPInstrInfo.td:1219 |
| 814 | ADDQH_PH_MMR2 = 799, // MicroMipsDSPInstrInfo.td:518 |
| 815 | ADDQH_R_PH = 800, // MipsDSPInstrInfo.td:1220 |
| 816 | ADDQH_R_PH_MMR2 = 801, // MicroMipsDSPInstrInfo.td:519 |
| 817 | ADDQH_R_W = 802, // MipsDSPInstrInfo.td:1224 |
| 818 | ADDQH_R_W_MMR2 = 803, // MicroMipsDSPInstrInfo.td:521 |
| 819 | ADDQH_W = 804, // MipsDSPInstrInfo.td:1223 |
| 820 | ADDQH_W_MMR2 = 805, // MicroMipsDSPInstrInfo.td:520 |
| 821 | ADDQ_PH = 806, // MipsDSPInstrInfo.td:1092 |
| 822 | ADDQ_PH_MM = 807, // MicroMipsDSPInstrInfo.td:399 |
| 823 | ADDQ_S_PH = 808, // MipsDSPInstrInfo.td:1093 |
| 824 | ADDQ_S_PH_MM = 809, // MicroMipsDSPInstrInfo.td:400 |
| 825 | ADDQ_S_W = 810, // MipsDSPInstrInfo.td:1096 |
| 826 | ADDQ_S_W_MM = 811, // MicroMipsDSPInstrInfo.td:401 |
| 827 | ADDR_PS64 = 812, // MipsInstrFPU.td:528 |
| 828 | ADDSC = 813, // MipsDSPInstrInfo.td:1098 |
| 829 | ADDSC_MM = 814, // MicroMipsDSPInstrInfo.td:404 |
| 830 | ADDS_A_B = 815, // MipsMSAInstrInfo.td:2627 |
| 831 | ADDS_A_D = 816, // MipsMSAInstrInfo.td:2630 |
| 832 | ADDS_A_H = 817, // MipsMSAInstrInfo.td:2628 |
| 833 | ADDS_A_W = 818, // MipsMSAInstrInfo.td:2629 |
| 834 | ADDS_S_B = 819, // MipsMSAInstrInfo.td:2632 |
| 835 | ADDS_S_D = 820, // MipsMSAInstrInfo.td:2635 |
| 836 | ADDS_S_H = 821, // MipsMSAInstrInfo.td:2633 |
| 837 | ADDS_S_W = 822, // MipsMSAInstrInfo.td:2634 |
| 838 | ADDS_U_B = 823, // MipsMSAInstrInfo.td:2637 |
| 839 | ADDS_U_D = 824, // MipsMSAInstrInfo.td:2640 |
| 840 | ADDS_U_H = 825, // MipsMSAInstrInfo.td:2638 |
| 841 | ADDS_U_W = 826, // MipsMSAInstrInfo.td:2639 |
| 842 | ADDU16_MM = 827, // MicroMipsInstrInfo.td:596 |
| 843 | ADDU16_MMR6 = 828, // MicroMips32r6InstrInfo.td:1458 |
| 844 | ADDUH_QB = 829, // MipsDSPInstrInfo.td:1215 |
| 845 | ADDUH_QB_MMR2 = 830, // MicroMipsDSPInstrInfo.td:524 |
| 846 | ADDUH_R_QB = 831, // MipsDSPInstrInfo.td:1216 |
| 847 | ADDUH_R_QB_MMR2 = 832, // MicroMipsDSPInstrInfo.td:525 |
| 848 | ADDU_MMR6 = 833, // MicroMips32r6InstrInfo.td:1261 |
| 849 | ADDU_PH = 834, // MipsDSPInstrInfo.td:1207 |
| 850 | ADDU_PH_MMR2 = 835, // MicroMipsDSPInstrInfo.td:522 |
| 851 | ADDU_QB = 836, // MipsDSPInstrInfo.td:1088 |
| 852 | ADDU_QB_MM = 837, // MicroMipsDSPInstrInfo.td:402 |
| 853 | ADDU_S_PH = 838, // MipsDSPInstrInfo.td:1208 |
| 854 | ADDU_S_PH_MMR2 = 839, // MicroMipsDSPInstrInfo.td:523 |
| 855 | ADDU_S_QB = 840, // MipsDSPInstrInfo.td:1089 |
| 856 | ADDU_S_QB_MM = 841, // MicroMipsDSPInstrInfo.td:403 |
| 857 | ADDVI_B = 842, // MipsMSAInstrInfo.td:2647 |
| 858 | ADDVI_D = 843, // MipsMSAInstrInfo.td:2650 |
| 859 | ADDVI_H = 844, // MipsMSAInstrInfo.td:2648 |
| 860 | ADDVI_W = 845, // MipsMSAInstrInfo.td:2649 |
| 861 | ADDV_B = 846, // MipsMSAInstrInfo.td:2642 |
| 862 | ADDV_D = 847, // MipsMSAInstrInfo.td:2645 |
| 863 | ADDV_H = 848, // MipsMSAInstrInfo.td:2643 |
| 864 | ADDV_W = 849, // MipsMSAInstrInfo.td:2644 |
| 865 | ADDWC = 850, // MipsDSPInstrInfo.td:1099 |
| 866 | ADDWC_MM = 851, // MicroMipsDSPInstrInfo.td:405 |
| 867 | ADD_A_B = 852, // MipsMSAInstrInfo.td:2622 |
| 868 | ADD_A_D = 853, // MipsMSAInstrInfo.td:2625 |
| 869 | ADD_A_H = 854, // MipsMSAInstrInfo.td:2623 |
| 870 | ADD_A_W = 855, // MipsMSAInstrInfo.td:2624 |
| 871 | ADD_MM = 856, // MicroMipsInstrInfo.td:733 |
| 872 | ADD_MMR6 = 857, // MicroMips32r6InstrInfo.td:1259 |
| 873 | ADDi = 858, // MipsInstrInfo.td:2075 |
| 874 | ADDi_MM = 859, // MicroMipsInstrInfo.td:705 |
| 875 | ADDiu = 860, // MipsInstrInfo.td:2062 |
| 876 | ADDiu_MM = 861, // MicroMipsInstrInfo.td:703 |
| 877 | ADDu = 862, // MipsInstrInfo.td:2086 |
| 878 | ADDu_MM = 863, // MicroMipsInstrInfo.td:726 |
| 879 | ALIGN = 864, // Mips32r6InstrInfo.td:819 |
| 880 | ALIGN_MMR6 = 865, // MicroMips32r6InstrInfo.td:1269 |
| 881 | ALUIPC = 866, // Mips32r6InstrInfo.td:820 |
| 882 | ALUIPC_MMR6 = 867, // MicroMips32r6InstrInfo.td:1264 |
| 883 | AND = 868, // MipsInstrInfo.td:2104 |
| 884 | AND16_MM = 869, // MicroMipsInstrInfo.td:598 |
| 885 | AND16_MMR6 = 870, // MicroMips32r6InstrInfo.td:1460 |
| 886 | AND64 = 871, // Mips64InstrInfo.td:156 |
| 887 | ANDI16_MM = 872, // MicroMipsInstrInfo.td:602 |
| 888 | ANDI16_MMR6 = 873, // MicroMips32r6InstrInfo.td:1462 |
| 889 | ANDI_B = 874, // MipsMSAInstrInfo.td:2666 |
| 890 | ANDI_MMR6 = 875, // MicroMips32r6InstrInfo.td:1267 |
| 891 | AND_MM = 876, // MicroMipsInstrInfo.td:741 |
| 892 | AND_MMR6 = 877, // MicroMips32r6InstrInfo.td:1266 |
| 893 | AND_V = 878, // MipsMSAInstrInfo.td:2652 |
| 894 | ANDi = 879, // MipsInstrInfo.td:2066 |
| 895 | ANDi64 = 880, // Mips64InstrInfo.td:132 |
| 896 | ANDi_MM = 881, // MicroMipsInstrInfo.td:711 |
| 897 | APPEND = 882, // MipsDSPInstrInfo.td:1250 |
| 898 | APPEND_MMR2 = 883, // MicroMipsDSPInstrInfo.td:576 |
| 899 | ASUB_S_B = 884, // MipsMSAInstrInfo.td:2668 |
| 900 | ASUB_S_D = 885, // MipsMSAInstrInfo.td:2671 |
| 901 | ASUB_S_H = 886, // MipsMSAInstrInfo.td:2669 |
| 902 | ASUB_S_W = 887, // MipsMSAInstrInfo.td:2670 |
| 903 | ASUB_U_B = 888, // MipsMSAInstrInfo.td:2673 |
| 904 | ASUB_U_D = 889, // MipsMSAInstrInfo.td:2676 |
| 905 | ASUB_U_H = 890, // MipsMSAInstrInfo.td:2674 |
| 906 | ASUB_U_W = 891, // MipsMSAInstrInfo.td:2675 |
| 907 | AUI = 892, // Mips32r6InstrInfo.td:821 |
| 908 | AUIPC = 893, // Mips32r6InstrInfo.td:822 |
| 909 | AUIPC_MMR6 = 894, // MicroMips32r6InstrInfo.td:1268 |
| 910 | AUI_MMR6 = 895, // MicroMips32r6InstrInfo.td:1270 |
| 911 | AVER_S_B = 896, // MipsMSAInstrInfo.td:2688 |
| 912 | AVER_S_D = 897, // MipsMSAInstrInfo.td:2691 |
| 913 | AVER_S_H = 898, // MipsMSAInstrInfo.td:2689 |
| 914 | AVER_S_W = 899, // MipsMSAInstrInfo.td:2690 |
| 915 | AVER_U_B = 900, // MipsMSAInstrInfo.td:2693 |
| 916 | AVER_U_D = 901, // MipsMSAInstrInfo.td:2696 |
| 917 | AVER_U_H = 902, // MipsMSAInstrInfo.td:2694 |
| 918 | AVER_U_W = 903, // MipsMSAInstrInfo.td:2695 |
| 919 | AVE_S_B = 904, // MipsMSAInstrInfo.td:2678 |
| 920 | AVE_S_D = 905, // MipsMSAInstrInfo.td:2681 |
| 921 | AVE_S_H = 906, // MipsMSAInstrInfo.td:2679 |
| 922 | AVE_S_W = 907, // MipsMSAInstrInfo.td:2680 |
| 923 | AVE_U_B = 908, // MipsMSAInstrInfo.td:2683 |
| 924 | AVE_U_D = 909, // MipsMSAInstrInfo.td:2686 |
| 925 | AVE_U_H = 910, // MipsMSAInstrInfo.td:2684 |
| 926 | AVE_U_W = 911, // MipsMSAInstrInfo.td:2685 |
| 927 | AddiuRxImmX16 = 912, // Mips16InstrInfo.td:502 |
| 928 | AddiuRxPcImmX16 = 913, // Mips16InstrInfo.td:523 |
| 929 | AddiuRxRxImm16 = 914, // Mips16InstrInfo.td:504 |
| 930 | AddiuRxRxImmX16 = 915, // Mips16InstrInfo.td:508 |
| 931 | AddiuRxRyOffMemX16 = 916, // Mips16InstrInfo.td:514 |
| 932 | AddiuSpImm16 = 917, // Mips16InstrInfo.td:530 |
| 933 | AddiuSpImmX16 = 918, // Mips16InstrInfo.td:537 |
| 934 | AdduRxRyRz16 = 919, // Mips16InstrInfo.td:549 |
| 935 | AndRxRxRy16 = 920, // Mips16InstrInfo.td:556 |
| 936 | B16_MM = 921, // MicroMipsInstrInfo.td:673 |
| 937 | BADDu = 922, // Mips64InstrInfo.td:517 |
| 938 | BAL = 923, // Mips32r6InstrInfo.td:823 |
| 939 | BALC = 924, // Mips32r6InstrInfo.td:824 |
| 940 | BALC_MMR6 = 925, // MicroMips32r6InstrInfo.td:1271 |
| 941 | BALIGN = 926, // MipsDSPInstrInfo.td:1251 |
| 942 | BALIGN_MMR2 = 927, // MicroMipsDSPInstrInfo.td:538 |
| 943 | BBIT0 = 928, // Mips64InstrInfo.td:524 |
| 944 | BBIT032 = 929, // Mips64InstrInfo.td:526 |
| 945 | BBIT1 = 930, // Mips64InstrInfo.td:530 |
| 946 | BBIT132 = 931, // Mips64InstrInfo.td:532 |
| 947 | BC = 932, // Mips32r6InstrInfo.td:832 |
| 948 | BC16_MMR6 = 933, // MicroMips32r6InstrInfo.td:1273 |
| 949 | BC1EQZ = 934, // Mips32r6InstrInfo.td:828 |
| 950 | BC1EQZC_MMR6 = 935, // MicroMips32r6InstrInfo.td:1529 |
| 951 | BC1F = 936, // MipsInstrFPU.td:794 |
| 952 | BC1FL = 937, // MipsInstrFPU.td:796 |
| 953 | BC1F_MM = 938, // MicroMipsInstrFPU.td:76 |
| 954 | BC1NEZ = 939, // Mips32r6InstrInfo.td:829 |
| 955 | BC1NEZC_MMR6 = 940, // MicroMips32r6InstrInfo.td:1531 |
| 956 | BC1T = 941, // MipsInstrFPU.td:798 |
| 957 | BC1TL = 942, // MipsInstrFPU.td:800 |
| 958 | BC1T_MM = 943, // MicroMipsInstrFPU.td:78 |
| 959 | BC2EQZ = 944, // Mips32r6InstrInfo.td:830 |
| 960 | BC2EQZC_MMR6 = 945, // MicroMips32r6InstrInfo.td:1533 |
| 961 | BC2NEZ = 946, // Mips32r6InstrInfo.td:831 |
| 962 | BC2NEZC_MMR6 = 947, // MicroMips32r6InstrInfo.td:1535 |
| 963 | BCLRI_B = 948, // MipsMSAInstrInfo.td:2703 |
| 964 | BCLRI_D = 949, // MipsMSAInstrInfo.td:2706 |
| 965 | BCLRI_H = 950, // MipsMSAInstrInfo.td:2704 |
| 966 | BCLRI_W = 951, // MipsMSAInstrInfo.td:2705 |
| 967 | BCLR_B = 952, // MipsMSAInstrInfo.td:2698 |
| 968 | BCLR_D = 953, // MipsMSAInstrInfo.td:2701 |
| 969 | BCLR_H = 954, // MipsMSAInstrInfo.td:2699 |
| 970 | BCLR_W = 955, // MipsMSAInstrInfo.td:2700 |
| 971 | BC_MMR6 = 956, // MicroMips32r6InstrInfo.td:1272 |
| 972 | BEQ = 957, // MipsInstrInfo.td:2272 |
| 973 | BEQ64 = 958, // Mips64InstrInfo.td:271 |
| 974 | BEQC = 959, // Mips32r6InstrInfo.td:833 |
| 975 | BEQC64 = 960, // Mips64r6InstrInfo.td:168 |
| 976 | BEQC_MMR6 = 961, // MicroMips32r6InstrInfo.td:1561 |
| 977 | BEQL = 962, // MipsInstrInfo.td:2274 |
| 978 | BEQZ16_MM = 963, // MicroMipsInstrInfo.td:669 |
| 979 | BEQZALC = 964, // Mips32r6InstrInfo.td:834 |
| 980 | BEQZALC_MMR6 = 965, // MicroMips32r6InstrInfo.td:1284 |
| 981 | BEQZC = 966, // Mips32r6InstrInfo.td:835 |
| 982 | BEQZC16_MMR6 = 967, // MicroMips32r6InstrInfo.td:1276 |
| 983 | BEQZC64 = 968, // Mips64r6InstrInfo.td:169 |
| 984 | BEQZC_MM = 969, // MicroMipsInstrInfo.td:697 |
| 985 | BEQZC_MMR6 = 970, // MicroMips32r6InstrInfo.td:1274 |
| 986 | BEQ_MM = 971, // MicroMipsInstrInfo.td:948 |
| 987 | BGEC = 972, // Mips32r6InstrInfo.td:836 |
| 988 | BGEC64 = 973, // Mips64r6InstrInfo.td:170 |
| 989 | BGEC_MMR6 = 974, // MicroMips32r6InstrInfo.td:1557 |
| 990 | BGEUC = 975, // Mips32r6InstrInfo.td:837 |
| 991 | BGEUC64 = 976, // Mips64r6InstrInfo.td:171 |
| 992 | BGEUC_MMR6 = 977, // MicroMips32r6InstrInfo.td:1558 |
| 993 | BGEZ = 978, // MipsInstrInfo.td:2280 |
| 994 | BGEZ64 = 979, // Mips64InstrInfo.td:275 |
| 995 | BGEZAL = 980, // MipsInstrInfo.td:2310 |
| 996 | BGEZALC = 981, // Mips32r6InstrInfo.td:838 |
| 997 | BGEZALC_MMR6 = 982, // MicroMips32r6InstrInfo.td:1569 |
| 998 | BGEZALL = 983, // MipsInstrInfo.td:2312 |
| 999 | BGEZALS_MM = 984, // MicroMipsInstrInfo.td:968 |
| 1000 | BGEZAL_MM = 985, // MicroMipsInstrInfo.td:960 |
| 1001 | BGEZC = 986, // Mips32r6InstrInfo.td:839 |
| 1002 | BGEZC64 = 987, // Mips64r6InstrInfo.td:181 |
| 1003 | BGEZC_MMR6 = 988, // MicroMips32r6InstrInfo.td:1567 |
| 1004 | BGEZL = 989, // MipsInstrInfo.td:2282 |
| 1005 | BGEZ_MM = 990, // MicroMipsInstrInfo.td:952 |
| 1006 | BGTZ = 991, // MipsInstrInfo.td:2284 |
| 1007 | BGTZ64 = 992, // Mips64InstrInfo.td:277 |
| 1008 | BGTZALC = 993, // Mips32r6InstrInfo.td:840 |
| 1009 | BGTZALC_MMR6 = 994, // MicroMips32r6InstrInfo.td:1571 |
| 1010 | BGTZC = 995, // Mips32r6InstrInfo.td:841 |
| 1011 | BGTZC64 = 996, // Mips64r6InstrInfo.td:172 |
| 1012 | BGTZC_MMR6 = 997, // MicroMips32r6InstrInfo.td:1568 |
| 1013 | BGTZL = 998, // MipsInstrInfo.td:2286 |
| 1014 | BGTZ_MM = 999, // MicroMipsInstrInfo.td:954 |
| 1015 | BINSLI_B = 1000, // MipsMSAInstrInfo.td:2713 |
| 1016 | BINSLI_D = 1001, // MipsMSAInstrInfo.td:2716 |
| 1017 | BINSLI_H = 1002, // MipsMSAInstrInfo.td:2714 |
| 1018 | BINSLI_W = 1003, // MipsMSAInstrInfo.td:2715 |
| 1019 | BINSL_B = 1004, // MipsMSAInstrInfo.td:2708 |
| 1020 | BINSL_D = 1005, // MipsMSAInstrInfo.td:2711 |
| 1021 | BINSL_H = 1006, // MipsMSAInstrInfo.td:2709 |
| 1022 | BINSL_W = 1007, // MipsMSAInstrInfo.td:2710 |
| 1023 | BINSRI_B = 1008, // MipsMSAInstrInfo.td:2723 |
| 1024 | BINSRI_D = 1009, // MipsMSAInstrInfo.td:2726 |
| 1025 | BINSRI_H = 1010, // MipsMSAInstrInfo.td:2724 |
| 1026 | BINSRI_W = 1011, // MipsMSAInstrInfo.td:2725 |
| 1027 | BINSR_B = 1012, // MipsMSAInstrInfo.td:2718 |
| 1028 | BINSR_D = 1013, // MipsMSAInstrInfo.td:2721 |
| 1029 | BINSR_H = 1014, // MipsMSAInstrInfo.td:2719 |
| 1030 | BINSR_W = 1015, // MipsMSAInstrInfo.td:2720 |
| 1031 | BITREV = 1016, // MipsDSPInstrInfo.td:1171 |
| 1032 | BITREV_MM = 1017, // MicroMipsDSPInstrInfo.td:503 |
| 1033 | BITSWAP = 1018, // Mips32r6InstrInfo.td:843 |
| 1034 | BITSWAP_MMR6 = 1019, // MicroMips32r6InstrInfo.td:1282 |
| 1035 | BLEZ = 1020, // MipsInstrInfo.td:2288 |
| 1036 | BLEZ64 = 1021, // Mips64InstrInfo.td:279 |
| 1037 | BLEZALC = 1022, // Mips32r6InstrInfo.td:845 |
| 1038 | BLEZALC_MMR6 = 1023, // MicroMips32r6InstrInfo.td:1573 |
| 1039 | BLEZC = 1024, // Mips32r6InstrInfo.td:846 |
| 1040 | BLEZC64 = 1025, // Mips64r6InstrInfo.td:173 |
| 1041 | BLEZC_MMR6 = 1026, // MicroMips32r6InstrInfo.td:1566 |
| 1042 | BLEZL = 1027, // MipsInstrInfo.td:2290 |
| 1043 | BLEZ_MM = 1028, // MicroMipsInstrInfo.td:956 |
| 1044 | BLTC = 1029, // Mips32r6InstrInfo.td:847 |
| 1045 | BLTC64 = 1030, // Mips64r6InstrInfo.td:174 |
| 1046 | BLTC_MMR6 = 1031, // MicroMips32r6InstrInfo.td:1559 |
| 1047 | BLTUC = 1032, // Mips32r6InstrInfo.td:848 |
| 1048 | BLTUC64 = 1033, // Mips64r6InstrInfo.td:175 |
| 1049 | BLTUC_MMR6 = 1034, // MicroMips32r6InstrInfo.td:1560 |
| 1050 | BLTZ = 1035, // MipsInstrInfo.td:2292 |
| 1051 | BLTZ64 = 1036, // Mips64InstrInfo.td:281 |
| 1052 | BLTZAL = 1037, // MipsInstrInfo.td:2314 |
| 1053 | BLTZALC = 1038, // Mips32r6InstrInfo.td:849 |
| 1054 | BLTZALC_MMR6 = 1039, // MicroMips32r6InstrInfo.td:1575 |
| 1055 | BLTZALL = 1040, // MipsInstrInfo.td:2316 |
| 1056 | BLTZALS_MM = 1041, // MicroMipsInstrInfo.td:971 |
| 1057 | BLTZAL_MM = 1042, // MicroMipsInstrInfo.td:962 |
| 1058 | BLTZC = 1043, // Mips32r6InstrInfo.td:850 |
| 1059 | BLTZC64 = 1044, // Mips64r6InstrInfo.td:180 |
| 1060 | BLTZC_MMR6 = 1045, // MicroMips32r6InstrInfo.td:1565 |
| 1061 | BLTZL = 1046, // MipsInstrInfo.td:2294 |
| 1062 | BLTZ_MM = 1047, // MicroMipsInstrInfo.td:958 |
| 1063 | BMNZI_B = 1048, // MipsMSAInstrInfo.td:2730 |
| 1064 | BMNZ_V = 1049, // MipsMSAInstrInfo.td:2728 |
| 1065 | BMZI_B = 1050, // MipsMSAInstrInfo.td:2734 |
| 1066 | BMZ_V = 1051, // MipsMSAInstrInfo.td:2732 |
| 1067 | BNE = 1052, // MipsInstrInfo.td:2276 |
| 1068 | BNE64 = 1053, // Mips64InstrInfo.td:273 |
| 1069 | BNEC = 1054, // Mips32r6InstrInfo.td:851 |
| 1070 | BNEC64 = 1055, // Mips64r6InstrInfo.td:176 |
| 1071 | BNEC_MMR6 = 1056, // MicroMips32r6InstrInfo.td:1563 |
| 1072 | BNEGI_B = 1057, // MipsMSAInstrInfo.td:2741 |
| 1073 | BNEGI_D = 1058, // MipsMSAInstrInfo.td:2744 |
| 1074 | BNEGI_H = 1059, // MipsMSAInstrInfo.td:2742 |
| 1075 | BNEGI_W = 1060, // MipsMSAInstrInfo.td:2743 |
| 1076 | BNEG_B = 1061, // MipsMSAInstrInfo.td:2736 |
| 1077 | BNEG_D = 1062, // MipsMSAInstrInfo.td:2739 |
| 1078 | BNEG_H = 1063, // MipsMSAInstrInfo.td:2737 |
| 1079 | BNEG_W = 1064, // MipsMSAInstrInfo.td:2738 |
| 1080 | BNEL = 1065, // MipsInstrInfo.td:2278 |
| 1081 | BNEZ16_MM = 1066, // MicroMipsInstrInfo.td:671 |
| 1082 | BNEZALC = 1067, // Mips32r6InstrInfo.td:852 |
| 1083 | BNEZALC_MMR6 = 1068, // MicroMips32r6InstrInfo.td:1286 |
| 1084 | BNEZC = 1069, // Mips32r6InstrInfo.td:853 |
| 1085 | BNEZC16_MMR6 = 1070, // MicroMips32r6InstrInfo.td:1280 |
| 1086 | BNEZC64 = 1071, // Mips64r6InstrInfo.td:177 |
| 1087 | BNEZC_MM = 1072, // MicroMipsInstrInfo.td:699 |
| 1088 | BNEZC_MMR6 = 1073, // MicroMips32r6InstrInfo.td:1278 |
| 1089 | BNE_MM = 1074, // MicroMipsInstrInfo.td:950 |
| 1090 | BNVC = 1075, // Mips32r6InstrInfo.td:854 |
| 1091 | BNVC_MMR6 = 1076, // MicroMips32r6InstrInfo.td:1555 |
| 1092 | BNZ_B = 1077, // MipsMSAInstrInfo.td:2746 |
| 1093 | BNZ_D = 1078, // MipsMSAInstrInfo.td:2749 |
| 1094 | BNZ_H = 1079, // MipsMSAInstrInfo.td:2747 |
| 1095 | BNZ_V = 1080, // MipsMSAInstrInfo.td:2751 |
| 1096 | BNZ_W = 1081, // MipsMSAInstrInfo.td:2748 |
| 1097 | BOVC = 1082, // Mips32r6InstrInfo.td:855 |
| 1098 | BOVC_MMR6 = 1083, // MicroMips32r6InstrInfo.td:1553 |
| 1099 | BPOSGE32 = 1084, // MipsDSPInstrInfo.td:1183 |
| 1100 | BPOSGE32C_MMR3 = 1085, // MicroMipsDSPInstrInfo.td:579 |
| 1101 | BPOSGE32_MM = 1086, // MicroMipsDSPInstrInfo.td:504 |
| 1102 | BREAK = 1087, // MipsInstrInfo.td:2233 |
| 1103 | BREAK16_MM = 1088, // MicroMipsInstrInfo.td:674 |
| 1104 | BREAK16_MMR6 = 1089, // MicroMips32r6InstrInfo.td:1472 |
| 1105 | BREAK_MM = 1090, // MicroMipsInstrInfo.td:982 |
| 1106 | BREAK_MMR6 = 1091, // MicroMips32r6InstrInfo.td:1288 |
| 1107 | BSELI_B = 1092, // MipsMSAInstrInfo.td:2773 |
| 1108 | BSEL_V = 1093, // MipsMSAInstrInfo.td:2753 |
| 1109 | BSETI_B = 1094, // MipsMSAInstrInfo.td:2780 |
| 1110 | BSETI_D = 1095, // MipsMSAInstrInfo.td:2783 |
| 1111 | BSETI_H = 1096, // MipsMSAInstrInfo.td:2781 |
| 1112 | BSETI_W = 1097, // MipsMSAInstrInfo.td:2782 |
| 1113 | BSET_B = 1098, // MipsMSAInstrInfo.td:2775 |
| 1114 | BSET_D = 1099, // MipsMSAInstrInfo.td:2778 |
| 1115 | BSET_H = 1100, // MipsMSAInstrInfo.td:2776 |
| 1116 | BSET_W = 1101, // MipsMSAInstrInfo.td:2777 |
| 1117 | BZ_B = 1102, // MipsMSAInstrInfo.td:2785 |
| 1118 | BZ_D = 1103, // MipsMSAInstrInfo.td:2788 |
| 1119 | BZ_H = 1104, // MipsMSAInstrInfo.td:2786 |
| 1120 | BZ_V = 1105, // MipsMSAInstrInfo.td:2790 |
| 1121 | BZ_W = 1106, // MipsMSAInstrInfo.td:2787 |
| 1122 | BeqzRxImm16 = 1107, // Mips16InstrInfo.td:564 |
| 1123 | BeqzRxImmX16 = 1108, // Mips16InstrInfo.td:572 |
| 1124 | Bimm16 = 1109, // Mips16InstrInfo.td:580 |
| 1125 | BimmX16 = 1110, // Mips16InstrInfo.td:586 |
| 1126 | BnezRxImm16 = 1111, // Mips16InstrInfo.td:593 |
| 1127 | BnezRxImmX16 = 1112, // Mips16InstrInfo.td:600 |
| 1128 | Break16 = 1113, // Mips16InstrInfo.td:608 |
| 1129 | Bteqz16 = 1114, // Mips16InstrInfo.td:614 |
| 1130 | BteqzX16 = 1115, // Mips16InstrInfo.td:618 |
| 1131 | Btnez16 = 1116, // Mips16InstrInfo.td:642 |
| 1132 | BtnezX16 = 1117, // Mips16InstrInfo.td:646 |
| 1133 | CACHE = 1118, // MipsInstrInfo.td:2570 |
| 1134 | CACHEE = 1119, // MipsEVAInstrInfo.td:199 |
| 1135 | CACHEE_MM = 1120, // MicroMipsInstrInfo.td:1044 |
| 1136 | CACHE_MM = 1121, // MicroMipsInstrInfo.td:1035 |
| 1137 | CACHE_MMR6 = 1122, // MicroMips32r6InstrInfo.td:1289 |
| 1138 | CACHE_R6 = 1123, // Mips32r6InstrInfo.td:856 |
| 1139 | CEIL_L_D64 = 1124, // MipsInstrFPU.td:463 |
| 1140 | CEIL_L_D_MMR6 = 1125, // MicroMips32r6InstrInfo.td:1439 |
| 1141 | CEIL_L_S = 1126, // MipsInstrFPU.td:461 |
| 1142 | CEIL_L_S_MMR6 = 1127, // MicroMips32r6InstrInfo.td:1437 |
| 1143 | CEIL_W_D32 = 1128, // MipsInstrFPU.td:169 |
| 1144 | CEIL_W_D64 = 1129, // MipsInstrFPU.td:170 |
| 1145 | CEIL_W_D_MMR6 = 1130, // MicroMips32r6InstrInfo.td:1443 |
| 1146 | CEIL_W_MM = 1131, // MicroMipsInstrFPU.td:91 |
| 1147 | CEIL_W_S = 1132, // MipsInstrFPU.td:410 |
| 1148 | CEIL_W_S_MM = 1133, // MicroMipsInstrFPU.td:236 |
| 1149 | CEIL_W_S_MMR6 = 1134, // MicroMips32r6InstrInfo.td:1441 |
| 1150 | CEQI_B = 1135, // MipsMSAInstrInfo.td:2797 |
| 1151 | CEQI_D = 1136, // MipsMSAInstrInfo.td:2800 |
| 1152 | CEQI_H = 1137, // MipsMSAInstrInfo.td:2798 |
| 1153 | CEQI_W = 1138, // MipsMSAInstrInfo.td:2799 |
| 1154 | CEQ_B = 1139, // MipsMSAInstrInfo.td:2792 |
| 1155 | CEQ_D = 1140, // MipsMSAInstrInfo.td:2795 |
| 1156 | CEQ_H = 1141, // MipsMSAInstrInfo.td:2793 |
| 1157 | CEQ_W = 1142, // MipsMSAInstrInfo.td:2794 |
| 1158 | CFC1 = 1143, // MipsInstrFPU.td:597 |
| 1159 | CFC1_MM = 1144, // MicroMipsInstrFPU.td:261 |
| 1160 | CFC2_MM = 1145, // MicroMipsInstrInfo.td:689 |
| 1161 | CFCMSA = 1146, // MipsMSAInstrInfo.td:2802 |
| 1162 | CINS = 1147, // Mips64InstrInfo.td:549 |
| 1163 | CINS32 = 1148, // Mips64InstrInfo.td:551 |
| 1164 | CINS64_32 = 1149, // Mips64InstrInfo.td:556 |
| 1165 | CINS_i32 = 1150, // Mips64InstrInfo.td:554 |
| 1166 | CLASS_D = 1151, // Mips32r6InstrInfo.td:857 |
| 1167 | CLASS_D_MMR6 = 1152, // MicroMips32r6InstrInfo.td:1521 |
| 1168 | CLASS_S = 1153, // Mips32r6InstrInfo.td:858 |
| 1169 | CLASS_S_MMR6 = 1154, // MicroMips32r6InstrInfo.td:1519 |
| 1170 | CLEI_S_B = 1155, // MipsMSAInstrInfo.td:2814 |
| 1171 | CLEI_S_D = 1156, // MipsMSAInstrInfo.td:2817 |
| 1172 | CLEI_S_H = 1157, // MipsMSAInstrInfo.td:2815 |
| 1173 | CLEI_S_W = 1158, // MipsMSAInstrInfo.td:2816 |
| 1174 | CLEI_U_B = 1159, // MipsMSAInstrInfo.td:2819 |
| 1175 | CLEI_U_D = 1160, // MipsMSAInstrInfo.td:2822 |
| 1176 | CLEI_U_H = 1161, // MipsMSAInstrInfo.td:2820 |
| 1177 | CLEI_U_W = 1162, // MipsMSAInstrInfo.td:2821 |
| 1178 | CLE_S_B = 1163, // MipsMSAInstrInfo.td:2804 |
| 1179 | CLE_S_D = 1164, // MipsMSAInstrInfo.td:2807 |
| 1180 | CLE_S_H = 1165, // MipsMSAInstrInfo.td:2805 |
| 1181 | CLE_S_W = 1166, // MipsMSAInstrInfo.td:2806 |
| 1182 | CLE_U_B = 1167, // MipsMSAInstrInfo.td:2809 |
| 1183 | CLE_U_D = 1168, // MipsMSAInstrInfo.td:2812 |
| 1184 | CLE_U_H = 1169, // MipsMSAInstrInfo.td:2810 |
| 1185 | CLE_U_W = 1170, // MipsMSAInstrInfo.td:2811 |
| 1186 | CLO = 1171, // MipsInstrInfo.td:2413 |
| 1187 | CLO_MM = 1172, // MicroMipsInstrInfo.td:903 |
| 1188 | CLO_MMR6 = 1173, // MicroMips32r6InstrInfo.td:1290 |
| 1189 | CLO_R6 = 1174, // Mips32r6InstrInfo.td:860 |
| 1190 | CLTI_S_B = 1175, // MipsMSAInstrInfo.td:2834 |
| 1191 | CLTI_S_D = 1176, // MipsMSAInstrInfo.td:2837 |
| 1192 | CLTI_S_H = 1177, // MipsMSAInstrInfo.td:2835 |
| 1193 | CLTI_S_W = 1178, // MipsMSAInstrInfo.td:2836 |
| 1194 | CLTI_U_B = 1179, // MipsMSAInstrInfo.td:2839 |
| 1195 | CLTI_U_D = 1180, // MipsMSAInstrInfo.td:2842 |
| 1196 | CLTI_U_H = 1181, // MipsMSAInstrInfo.td:2840 |
| 1197 | CLTI_U_W = 1182, // MipsMSAInstrInfo.td:2841 |
| 1198 | CLT_S_B = 1183, // MipsMSAInstrInfo.td:2824 |
| 1199 | CLT_S_D = 1184, // MipsMSAInstrInfo.td:2827 |
| 1200 | CLT_S_H = 1185, // MipsMSAInstrInfo.td:2825 |
| 1201 | CLT_S_W = 1186, // MipsMSAInstrInfo.td:2826 |
| 1202 | CLT_U_B = 1187, // MipsMSAInstrInfo.td:2829 |
| 1203 | CLT_U_D = 1188, // MipsMSAInstrInfo.td:2832 |
| 1204 | CLT_U_H = 1189, // MipsMSAInstrInfo.td:2830 |
| 1205 | CLT_U_W = 1190, // MipsMSAInstrInfo.td:2831 |
| 1206 | CLZ = 1191, // MipsInstrInfo.td:2411 |
| 1207 | CLZ_MM = 1192, // MicroMipsInstrInfo.td:901 |
| 1208 | CLZ_MMR6 = 1193, // MicroMips32r6InstrInfo.td:1291 |
| 1209 | CLZ_R6 = 1194, // Mips32r6InstrInfo.td:861 |
| 1210 | CMPGDU_EQ_QB = 1195, // MipsDSPInstrInfo.td:1211 |
| 1211 | CMPGDU_EQ_QB_MMR2 = 1196, // MicroMipsDSPInstrInfo.td:539 |
| 1212 | CMPGDU_LE_QB = 1197, // MipsDSPInstrInfo.td:1213 |
| 1213 | CMPGDU_LE_QB_MMR2 = 1198, // MicroMipsDSPInstrInfo.td:543 |
| 1214 | CMPGDU_LT_QB = 1199, // MipsDSPInstrInfo.td:1212 |
| 1215 | CMPGDU_LT_QB_MMR2 = 1200, // MicroMipsDSPInstrInfo.td:541 |
| 1216 | CMPGU_EQ_QB = 1201, // MipsDSPInstrInfo.td:1165 |
| 1217 | CMPGU_EQ_QB_MM = 1202, // MicroMipsDSPInstrInfo.td:509 |
| 1218 | CMPGU_LE_QB = 1203, // MipsDSPInstrInfo.td:1167 |
| 1219 | CMPGU_LE_QB_MM = 1204, // MicroMipsDSPInstrInfo.td:511 |
| 1220 | CMPGU_LT_QB = 1205, // MipsDSPInstrInfo.td:1166 |
| 1221 | CMPGU_LT_QB_MM = 1206, // MicroMipsDSPInstrInfo.td:510 |
| 1222 | CMPU_EQ_QB = 1207, // MipsDSPInstrInfo.td:1162 |
| 1223 | CMPU_EQ_QB_MM = 1208, // MicroMipsDSPInstrInfo.td:512 |
| 1224 | CMPU_LE_QB = 1209, // MipsDSPInstrInfo.td:1164 |
| 1225 | CMPU_LE_QB_MM = 1210, // MicroMipsDSPInstrInfo.td:514 |
| 1226 | CMPU_LT_QB = 1211, // MipsDSPInstrInfo.td:1163 |
| 1227 | CMPU_LT_QB_MM = 1212, // MicroMipsDSPInstrInfo.td:513 |
| 1228 | CMP_AF_D_MMR6 = 1213, // MicroMips32r6InstrInfo.td:883 |
| 1229 | CMP_AF_S_MMR6 = 1214, // MicroMips32r6InstrInfo.td:883 |
| 1230 | CMP_EQ_D = 1215, // Mips32r6InstrInfo.td:236 |
| 1231 | CMP_EQ_D_MMR6 = 1216, // MicroMips32r6InstrInfo.td:891 |
| 1232 | CMP_EQ_PH = 1217, // MipsDSPInstrInfo.td:1168 |
| 1233 | CMP_EQ_PH_MM = 1218, // MicroMipsDSPInstrInfo.td:506 |
| 1234 | CMP_EQ_S = 1219, // Mips32r6InstrInfo.td:236 |
| 1235 | CMP_EQ_S_MMR6 = 1220, // MicroMips32r6InstrInfo.td:891 |
| 1236 | CMP_F_D = 1221, // Mips32r6InstrInfo.td:228 |
| 1237 | CMP_F_S = 1222, // Mips32r6InstrInfo.td:228 |
| 1238 | CMP_LE_D = 1223, // Mips32r6InstrInfo.td:258 |
| 1239 | CMP_LE_D_MMR6 = 1224, // MicroMips32r6InstrInfo.td:907 |
| 1240 | CMP_LE_PH = 1225, // MipsDSPInstrInfo.td:1170 |
| 1241 | CMP_LE_PH_MM = 1226, // MicroMipsDSPInstrInfo.td:508 |
| 1242 | CMP_LE_S = 1227, // Mips32r6InstrInfo.td:258 |
| 1243 | CMP_LE_S_MMR6 = 1228, // MicroMips32r6InstrInfo.td:907 |
| 1244 | CMP_LT_D = 1229, // Mips32r6InstrInfo.td:247 |
| 1245 | CMP_LT_D_MMR6 = 1230, // MicroMips32r6InstrInfo.td:899 |
| 1246 | CMP_LT_PH = 1231, // MipsDSPInstrInfo.td:1169 |
| 1247 | CMP_LT_PH_MM = 1232, // MicroMipsDSPInstrInfo.td:507 |
| 1248 | CMP_LT_S = 1233, // Mips32r6InstrInfo.td:247 |
| 1249 | CMP_LT_S_MMR6 = 1234, // MicroMips32r6InstrInfo.td:899 |
| 1250 | CMP_SAF_D = 1235, // Mips32r6InstrInfo.td:270 |
| 1251 | CMP_SAF_D_MMR6 = 1236, // MicroMips32r6InstrInfo.td:917 |
| 1252 | CMP_SAF_S = 1237, // Mips32r6InstrInfo.td:270 |
| 1253 | CMP_SAF_S_MMR6 = 1238, // MicroMips32r6InstrInfo.td:917 |
| 1254 | CMP_SEQ_D = 1239, // Mips32r6InstrInfo.td:280 |
| 1255 | CMP_SEQ_D_MMR6 = 1240, // MicroMips32r6InstrInfo.td:925 |
| 1256 | CMP_SEQ_S = 1241, // Mips32r6InstrInfo.td:280 |
| 1257 | CMP_SEQ_S_MMR6 = 1242, // MicroMips32r6InstrInfo.td:925 |
| 1258 | CMP_SLE_D = 1243, // Mips32r6InstrInfo.td:300 |
| 1259 | CMP_SLE_D_MMR6 = 1244, // MicroMips32r6InstrInfo.td:941 |
| 1260 | CMP_SLE_S = 1245, // Mips32r6InstrInfo.td:300 |
| 1261 | CMP_SLE_S_MMR6 = 1246, // MicroMips32r6InstrInfo.td:941 |
| 1262 | CMP_SLT_D = 1247, // Mips32r6InstrInfo.td:290 |
| 1263 | CMP_SLT_D_MMR6 = 1248, // MicroMips32r6InstrInfo.td:933 |
| 1264 | CMP_SLT_S = 1249, // Mips32r6InstrInfo.td:290 |
| 1265 | CMP_SLT_S_MMR6 = 1250, // MicroMips32r6InstrInfo.td:933 |
| 1266 | CMP_SUEQ_D = 1251, // Mips32r6InstrInfo.td:285 |
| 1267 | CMP_SUEQ_D_MMR6 = 1252, // MicroMips32r6InstrInfo.td:929 |
| 1268 | CMP_SUEQ_S = 1253, // Mips32r6InstrInfo.td:285 |
| 1269 | CMP_SUEQ_S_MMR6 = 1254, // MicroMips32r6InstrInfo.td:929 |
| 1270 | CMP_SULE_D = 1255, // Mips32r6InstrInfo.td:305 |
| 1271 | CMP_SULE_D_MMR6 = 1256, // MicroMips32r6InstrInfo.td:945 |
| 1272 | CMP_SULE_S = 1257, // Mips32r6InstrInfo.td:305 |
| 1273 | CMP_SULE_S_MMR6 = 1258, // MicroMips32r6InstrInfo.td:945 |
| 1274 | CMP_SULT_D = 1259, // Mips32r6InstrInfo.td:295 |
| 1275 | CMP_SULT_D_MMR6 = 1260, // MicroMips32r6InstrInfo.td:937 |
| 1276 | CMP_SULT_S = 1261, // Mips32r6InstrInfo.td:295 |
| 1277 | CMP_SULT_S_MMR6 = 1262, // MicroMips32r6InstrInfo.td:937 |
| 1278 | CMP_SUN_D = 1263, // Mips32r6InstrInfo.td:275 |
| 1279 | CMP_SUN_D_MMR6 = 1264, // MicroMips32r6InstrInfo.td:921 |
| 1280 | CMP_SUN_S = 1265, // Mips32r6InstrInfo.td:275 |
| 1281 | CMP_SUN_S_MMR6 = 1266, // MicroMips32r6InstrInfo.td:921 |
| 1282 | CMP_UEQ_D = 1267, // Mips32r6InstrInfo.td:241 |
| 1283 | CMP_UEQ_D_MMR6 = 1268, // MicroMips32r6InstrInfo.td:895 |
| 1284 | CMP_UEQ_S = 1269, // Mips32r6InstrInfo.td:241 |
| 1285 | CMP_UEQ_S_MMR6 = 1270, // MicroMips32r6InstrInfo.td:895 |
| 1286 | CMP_ULE_D = 1271, // Mips32r6InstrInfo.td:263 |
| 1287 | CMP_ULE_D_MMR6 = 1272, // MicroMips32r6InstrInfo.td:911 |
| 1288 | CMP_ULE_S = 1273, // Mips32r6InstrInfo.td:263 |
| 1289 | CMP_ULE_S_MMR6 = 1274, // MicroMips32r6InstrInfo.td:911 |
| 1290 | CMP_ULT_D = 1275, // Mips32r6InstrInfo.td:252 |
| 1291 | CMP_ULT_D_MMR6 = 1276, // MicroMips32r6InstrInfo.td:903 |
| 1292 | CMP_ULT_S = 1277, // Mips32r6InstrInfo.td:252 |
| 1293 | CMP_ULT_S_MMR6 = 1278, // MicroMips32r6InstrInfo.td:903 |
| 1294 | CMP_UN_D = 1279, // Mips32r6InstrInfo.td:232 |
| 1295 | CMP_UN_D_MMR6 = 1280, // MicroMips32r6InstrInfo.td:887 |
| 1296 | CMP_UN_S = 1281, // Mips32r6InstrInfo.td:232 |
| 1297 | CMP_UN_S_MMR6 = 1282, // MicroMips32r6InstrInfo.td:887 |
| 1298 | COPY_S_B = 1283, // MipsMSAInstrInfo.td:2844 |
| 1299 | COPY_S_D = 1284, // MipsMSAInstrInfo.td:2847 |
| 1300 | COPY_S_H = 1285, // MipsMSAInstrInfo.td:2845 |
| 1301 | COPY_S_W = 1286, // MipsMSAInstrInfo.td:2846 |
| 1302 | COPY_U_B = 1287, // MipsMSAInstrInfo.td:2849 |
| 1303 | COPY_U_H = 1288, // MipsMSAInstrInfo.td:2850 |
| 1304 | COPY_U_W = 1289, // MipsMSAInstrInfo.td:2851 |
| 1305 | CRC32B = 1290, // Mips32r6InstrInfo.td:937 |
| 1306 | CRC32CB = 1291, // Mips32r6InstrInfo.td:940 |
| 1307 | CRC32CD = 1292, // Mips64r6InstrInfo.td:185 |
| 1308 | CRC32CH = 1293, // Mips32r6InstrInfo.td:941 |
| 1309 | CRC32CW = 1294, // Mips32r6InstrInfo.td:942 |
| 1310 | CRC32D = 1295, // Mips64r6InstrInfo.td:184 |
| 1311 | CRC32H = 1296, // Mips32r6InstrInfo.td:938 |
| 1312 | CRC32W = 1297, // Mips32r6InstrInfo.td:939 |
| 1313 | CTC1 = 1298, // MipsInstrFPU.td:599 |
| 1314 | CTC1_MM = 1299, // MicroMipsInstrFPU.td:263 |
| 1315 | CTC2_MM = 1300, // MicroMipsInstrInfo.td:692 |
| 1316 | CTCMSA = 1301, // MipsMSAInstrInfo.td:2856 |
| 1317 | CVT_D32_S = 1302, // MipsInstrFPU.td:484 |
| 1318 | CVT_D32_S_MM = 1303, // MicroMipsInstrFPU.td:146 |
| 1319 | CVT_D32_W = 1304, // MipsInstrFPU.td:486 |
| 1320 | CVT_D32_W_MM = 1305, // MicroMipsInstrFPU.td:148 |
| 1321 | CVT_D64_L = 1306, // MipsInstrFPU.td:551 |
| 1322 | CVT_D64_S = 1307, // MipsInstrFPU.td:549 |
| 1323 | CVT_D64_S_MM = 1308, // MicroMipsInstrFPU.td:153 |
| 1324 | CVT_D64_W = 1309, // MipsInstrFPU.td:547 |
| 1325 | CVT_D64_W_MM = 1310, // MicroMipsInstrFPU.td:155 |
| 1326 | CVT_D_L_MMR6 = 1311, // MicroMips32r6InstrInfo.td:1417 |
| 1327 | CVT_L_D64 = 1312, // MipsInstrFPU.td:477 |
| 1328 | CVT_L_D64_MM = 1313, // MicroMipsInstrFPU.td:104 |
| 1329 | CVT_L_D_MMR6 = 1314, // MicroMips32r6InstrInfo.td:1413 |
| 1330 | CVT_L_S = 1315, // MipsInstrFPU.td:475 |
| 1331 | CVT_L_S_MM = 1316, // MicroMipsInstrFPU.td:102 |
| 1332 | CVT_L_S_MMR6 = 1317, // MicroMips32r6InstrInfo.td:1411 |
| 1333 | CVT_PS_PW64 = 1318, // MipsInstrFPU.td:532 |
| 1334 | CVT_PS_S64 = 1319, // MipsInstrFPU.td:501 |
| 1335 | CVT_PW_PS64 = 1320, // MipsInstrFPU.td:535 |
| 1336 | CVT_S_D32 = 1321, // MipsInstrFPU.td:482 |
| 1337 | CVT_S_D32_MM = 1322, // MicroMipsInstrFPU.td:162 |
| 1338 | CVT_S_D64 = 1323, // MipsInstrFPU.td:545 |
| 1339 | CVT_S_D64_MM = 1324, // MicroMipsInstrFPU.td:157 |
| 1340 | CVT_S_L = 1325, // MipsInstrFPU.td:543 |
| 1341 | CVT_S_L_MMR6 = 1326, // MicroMips32r6InstrInfo.td:1421 |
| 1342 | CVT_S_PL64 = 1327, // MipsInstrFPU.td:521 |
| 1343 | CVT_S_PU64 = 1328, // MipsInstrFPU.td:518 |
| 1344 | CVT_S_W = 1329, // MipsInstrFPU.td:473 |
| 1345 | CVT_S_W_MM = 1330, // MicroMipsInstrFPU.td:164 |
| 1346 | CVT_S_W_MMR6 = 1331, // MicroMips32r6InstrInfo.td:1419 |
| 1347 | CVT_W_D32 = 1332, // MipsInstrFPU.td:169 |
| 1348 | CVT_W_D32_MM = 1333, // MicroMipsInstrFPU.td:107 |
| 1349 | CVT_W_D64 = 1334, // MipsInstrFPU.td:170 |
| 1350 | CVT_W_D64_MM = 1335, // MicroMipsInstrFPU.td:112 |
| 1351 | CVT_W_S = 1336, // MipsInstrFPU.td:422 |
| 1352 | CVT_W_S_MM = 1337, // MicroMipsInstrFPU.td:82 |
| 1353 | CVT_W_S_MMR6 = 1338, // MicroMips32r6InstrInfo.td:1415 |
| 1354 | C_EQ_D32 = 1339, // MipsInstrFPU.td:304 |
| 1355 | C_EQ_D32_MM = 1340, // MicroMipsInstrFPU.td:326 |
| 1356 | C_EQ_D64 = 1341, // MipsInstrFPU.td:304 |
| 1357 | C_EQ_D64_MM = 1342, // MicroMipsInstrFPU.td:326 |
| 1358 | C_EQ_S = 1343, // MipsInstrFPU.td:304 |
| 1359 | C_EQ_S_MM = 1344, // MicroMipsInstrFPU.td:326 |
| 1360 | C_F_D32 = 1345, // MipsInstrFPU.td:299 |
| 1361 | C_F_D32_MM = 1346, // MicroMipsInstrFPU.td:316 |
| 1362 | C_F_D64 = 1347, // MipsInstrFPU.td:299 |
| 1363 | C_F_D64_MM = 1348, // MicroMipsInstrFPU.td:316 |
| 1364 | C_F_S = 1349, // MipsInstrFPU.td:299 |
| 1365 | C_F_S_MM = 1350, // MicroMipsInstrFPU.td:316 |
| 1366 | C_LE_D32 = 1351, // MipsInstrFPU.td:371 |
| 1367 | C_LE_D32_MM = 1352, // MicroMipsInstrFPU.td:379 |
| 1368 | C_LE_D64 = 1353, // MipsInstrFPU.td:371 |
| 1369 | C_LE_D64_MM = 1354, // MicroMipsInstrFPU.td:379 |
| 1370 | C_LE_S = 1355, // MipsInstrFPU.td:371 |
| 1371 | C_LE_S_MM = 1356, // MicroMipsInstrFPU.td:379 |
| 1372 | C_LT_D32 = 1357, // MipsInstrFPU.td:361 |
| 1373 | C_LT_D32_MM = 1358, // MicroMipsInstrFPU.td:371 |
| 1374 | C_LT_D64 = 1359, // MipsInstrFPU.td:361 |
| 1375 | C_LT_D64_MM = 1360, // MicroMipsInstrFPU.td:371 |
| 1376 | C_LT_S = 1361, // MipsInstrFPU.td:361 |
| 1377 | C_LT_S_MM = 1362, // MicroMipsInstrFPU.td:371 |
| 1378 | C_NGE_D32 = 1363, // MipsInstrFPU.td:366 |
| 1379 | C_NGE_D32_MM = 1364, // MicroMipsInstrFPU.td:375 |
| 1380 | C_NGE_D64 = 1365, // MipsInstrFPU.td:366 |
| 1381 | C_NGE_D64_MM = 1366, // MicroMipsInstrFPU.td:375 |
| 1382 | C_NGE_S = 1367, // MipsInstrFPU.td:366 |
| 1383 | C_NGE_S_MM = 1368, // MicroMipsInstrFPU.td:375 |
| 1384 | C_NGLE_D32 = 1369, // MipsInstrFPU.td:345 |
| 1385 | C_NGLE_D32_MM = 1370, // MicroMipsInstrFPU.td:358 |
| 1386 | C_NGLE_D64 = 1371, // MipsInstrFPU.td:345 |
| 1387 | C_NGLE_D64_MM = 1372, // MicroMipsInstrFPU.td:358 |
| 1388 | C_NGLE_S = 1373, // MipsInstrFPU.td:345 |
| 1389 | C_NGLE_S_MM = 1374, // MicroMipsInstrFPU.td:358 |
| 1390 | C_NGL_D32 = 1375, // MipsInstrFPU.td:356 |
| 1391 | C_NGL_D32_MM = 1376, // MicroMipsInstrFPU.td:367 |
| 1392 | C_NGL_D64 = 1377, // MipsInstrFPU.td:356 |
| 1393 | C_NGL_D64_MM = 1378, // MicroMipsInstrFPU.td:367 |
| 1394 | C_NGL_S = 1379, // MipsInstrFPU.td:356 |
| 1395 | C_NGL_S_MM = 1380, // MicroMipsInstrFPU.td:367 |
| 1396 | C_NGT_D32 = 1381, // MipsInstrFPU.td:376 |
| 1397 | C_NGT_D32_MM = 1382, // MicroMipsInstrFPU.td:383 |
| 1398 | C_NGT_D64 = 1383, // MipsInstrFPU.td:376 |
| 1399 | C_NGT_D64_MM = 1384, // MicroMipsInstrFPU.td:383 |
| 1400 | C_NGT_S = 1385, // MipsInstrFPU.td:376 |
| 1401 | C_NGT_S_MM = 1386, // MicroMipsInstrFPU.td:383 |
| 1402 | C_OLE_D32 = 1387, // MipsInstrFPU.td:313 |
| 1403 | C_OLE_D32_MM = 1388, // MicroMipsInstrFPU.td:344 |
| 1404 | C_OLE_D64 = 1389, // MipsInstrFPU.td:313 |
| 1405 | C_OLE_D64_MM = 1390, // MicroMipsInstrFPU.td:344 |
| 1406 | C_OLE_S = 1391, // MipsInstrFPU.td:313 |
| 1407 | C_OLE_S_MM = 1392, // MicroMipsInstrFPU.td:344 |
| 1408 | C_OLT_D32 = 1393, // MipsInstrFPU.td:309 |
| 1409 | C_OLT_D32_MM = 1394, // MicroMipsInstrFPU.td:336 |
| 1410 | C_OLT_D64 = 1395, // MipsInstrFPU.td:309 |
| 1411 | C_OLT_D64_MM = 1396, // MicroMipsInstrFPU.td:336 |
| 1412 | C_OLT_S = 1397, // MipsInstrFPU.td:309 |
| 1413 | C_OLT_S_MM = 1398, // MicroMipsInstrFPU.td:336 |
| 1414 | C_SEQ_D32 = 1399, // MipsInstrFPU.td:350 |
| 1415 | C_SEQ_D32_MM = 1400, // MicroMipsInstrFPU.td:362 |
| 1416 | C_SEQ_D64 = 1401, // MipsInstrFPU.td:350 |
| 1417 | C_SEQ_D64_MM = 1402, // MicroMipsInstrFPU.td:362 |
| 1418 | C_SEQ_S = 1403, // MipsInstrFPU.td:350 |
| 1419 | C_SEQ_S_MM = 1404, // MicroMipsInstrFPU.td:362 |
| 1420 | C_SF_D32 = 1405, // MipsInstrFPU.td:339 |
| 1421 | C_SF_D32_MM = 1406, // MicroMipsInstrFPU.td:353 |
| 1422 | C_SF_D64 = 1407, // MipsInstrFPU.td:339 |
| 1423 | C_SF_D64_MM = 1408, // MicroMipsInstrFPU.td:353 |
| 1424 | C_SF_S = 1409, // MipsInstrFPU.td:339 |
| 1425 | C_SF_S_MM = 1410, // MicroMipsInstrFPU.td:353 |
| 1426 | C_UEQ_D32 = 1411, // MipsInstrFPU.td:325 |
| 1427 | C_UEQ_D32_MM = 1412, // MicroMipsInstrFPU.td:331 |
| 1428 | C_UEQ_D64 = 1413, // MipsInstrFPU.td:325 |
| 1429 | C_UEQ_D64_MM = 1414, // MicroMipsInstrFPU.td:331 |
| 1430 | C_UEQ_S = 1415, // MipsInstrFPU.td:325 |
| 1431 | C_UEQ_S_MM = 1416, // MicroMipsInstrFPU.td:331 |
| 1432 | C_ULE_D32 = 1417, // MipsInstrFPU.td:334 |
| 1433 | C_ULE_D32_MM = 1418, // MicroMipsInstrFPU.td:348 |
| 1434 | C_ULE_D64 = 1419, // MipsInstrFPU.td:334 |
| 1435 | C_ULE_D64_MM = 1420, // MicroMipsInstrFPU.td:348 |
| 1436 | C_ULE_S = 1421, // MipsInstrFPU.td:334 |
| 1437 | C_ULE_S_MM = 1422, // MicroMipsInstrFPU.td:348 |
| 1438 | C_ULT_D32 = 1423, // MipsInstrFPU.td:330 |
| 1439 | C_ULT_D32_MM = 1424, // MicroMipsInstrFPU.td:340 |
| 1440 | C_ULT_D64 = 1425, // MipsInstrFPU.td:330 |
| 1441 | C_ULT_D64_MM = 1426, // MicroMipsInstrFPU.td:340 |
| 1442 | C_ULT_S = 1427, // MipsInstrFPU.td:330 |
| 1443 | C_ULT_S_MM = 1428, // MicroMipsInstrFPU.td:340 |
| 1444 | C_UN_D32 = 1429, // MipsInstrFPU.td:320 |
| 1445 | C_UN_D32_MM = 1430, // MicroMipsInstrFPU.td:321 |
| 1446 | C_UN_D64 = 1431, // MipsInstrFPU.td:320 |
| 1447 | C_UN_D64_MM = 1432, // MicroMipsInstrFPU.td:321 |
| 1448 | C_UN_S = 1433, // MipsInstrFPU.td:320 |
| 1449 | C_UN_S_MM = 1434, // MicroMipsInstrFPU.td:321 |
| 1450 | CmpRxRy16 = 1435, // Mips16InstrInfo.td:668 |
| 1451 | CmpiRxImm16 = 1436, // Mips16InstrInfo.td:677 |
| 1452 | CmpiRxImmX16 = 1437, // Mips16InstrInfo.td:686 |
| 1453 | DADD = 1438, // Mips64InstrInfo.td:143 |
| 1454 | DADDi = 1439, // Mips64InstrInfo.td:119 |
| 1455 | DADDiu = 1440, // Mips64InstrInfo.td:122 |
| 1456 | DADDu = 1441, // Mips64InstrInfo.td:145 |
| 1457 | DAHI = 1442, // Mips64r6InstrInfo.td:131 |
| 1458 | DALIGN = 1443, // Mips64r6InstrInfo.td:134 |
| 1459 | DATI = 1444, // Mips64r6InstrInfo.td:130 |
| 1460 | DAUI = 1445, // Mips64r6InstrInfo.td:133 |
| 1461 | DBITSWAP = 1446, // Mips64r6InstrInfo.td:135 |
| 1462 | DCLO = 1447, // Mips64InstrInfo.td:366 |
| 1463 | DCLO_R6 = 1448, // Mips64r6InstrInfo.td:136 |
| 1464 | DCLZ = 1449, // Mips64InstrInfo.td:364 |
| 1465 | DCLZ_R6 = 1450, // Mips64r6InstrInfo.td:137 |
| 1466 | DDIV = 1451, // Mips64r6InstrInfo.td:138 |
| 1467 | DDIVU = 1452, // Mips64r6InstrInfo.td:139 |
| 1468 | DERET = 1453, // MipsInstrInfo.td:2243 |
| 1469 | DERET_MM = 1454, // MicroMipsInstrInfo.td:988 |
| 1470 | DERET_MMR6 = 1455, // MicroMips32r6InstrInfo.td:1298 |
| 1471 | DEXT = 1456, // Mips64InstrInfo.td:390 |
| 1472 | DEXT64_32 = 1457, // Mips64InstrInfo.td:419 |
| 1473 | DEXTM = 1458, // Mips64InstrInfo.td:393 |
| 1474 | DEXTU = 1459, // Mips64InstrInfo.td:395 |
| 1475 | DI = 1460, // MipsInstrInfo.td:2247 |
| 1476 | DINS = 1461, // Mips64InstrInfo.td:406 |
| 1477 | DINSM = 1462, // Mips64InstrInfo.td:412 |
| 1478 | DINSU = 1463, // Mips64InstrInfo.td:409 |
| 1479 | DIV = 1464, // Mips32r6InstrInfo.td:865 |
| 1480 | DIVU = 1465, // Mips32r6InstrInfo.td:866 |
| 1481 | DIVU_MMR6 = 1466, // MicroMips32r6InstrInfo.td:1293 |
| 1482 | DIV_MMR6 = 1467, // MicroMips32r6InstrInfo.td:1292 |
| 1483 | DIV_S_B = 1468, // MipsMSAInstrInfo.td:2858 |
| 1484 | DIV_S_D = 1469, // MipsMSAInstrInfo.td:2861 |
| 1485 | DIV_S_H = 1470, // MipsMSAInstrInfo.td:2859 |
| 1486 | DIV_S_W = 1471, // MipsMSAInstrInfo.td:2860 |
| 1487 | DIV_U_B = 1472, // MipsMSAInstrInfo.td:2863 |
| 1488 | DIV_U_D = 1473, // MipsMSAInstrInfo.td:2866 |
| 1489 | DIV_U_H = 1474, // MipsMSAInstrInfo.td:2864 |
| 1490 | DIV_U_W = 1475, // MipsMSAInstrInfo.td:2865 |
| 1491 | DI_MM = 1476, // MicroMipsInstrInfo.td:992 |
| 1492 | DI_MMR6 = 1477, // MicroMips32r6InstrInfo.td:1296 |
| 1493 | DLSA = 1478, // MipsMSAInstrInfo.td:3149 |
| 1494 | DLSA_R6 = 1479, // Mips64r6InstrInfo.td:142 |
| 1495 | DMFC0 = 1480, // Mips64InstrInfo.td:632 |
| 1496 | DMFC1 = 1481, // MipsInstrFPU.td:634 |
| 1497 | DMFC2 = 1482, // Mips64InstrInfo.td:636 |
| 1498 | DMFC2_OCTEON = 1483, // Mips64InstrInfo.td:604 |
| 1499 | DMFGC0 = 1484, // Mips64InstrInfo.td:644 |
| 1500 | DMOD = 1485, // Mips64r6InstrInfo.td:140 |
| 1501 | DMODU = 1486, // Mips64r6InstrInfo.td:141 |
| 1502 | DMT = 1487, // MipsMTInstrInfo.td:92 |
| 1503 | DMTC0 = 1488, // Mips64InstrInfo.td:634 |
| 1504 | DMTC1 = 1489, // MipsInstrFPU.td:631 |
| 1505 | DMTC2 = 1490, // Mips64InstrInfo.td:638 |
| 1506 | DMTC2_OCTEON = 1491, // Mips64InstrInfo.td:606 |
| 1507 | DMTGC0 = 1492, // Mips64InstrInfo.td:646 |
| 1508 | DMUH = 1493, // Mips64r6InstrInfo.td:143 |
| 1509 | DMUHU = 1494, // Mips64r6InstrInfo.td:144 |
| 1510 | DMUL = 1495, // Mips64InstrInfo.td:536 |
| 1511 | DMULT = 1496, // Mips64InstrInfo.td:313 |
| 1512 | DMULTu = 1497, // Mips64InstrInfo.td:316 |
| 1513 | DMULU = 1498, // Mips64r6InstrInfo.td:146 |
| 1514 | DMUL_R6 = 1499, // Mips64r6InstrInfo.td:145 |
| 1515 | DOTP_S_D = 1500, // MipsMSAInstrInfo.td:2870 |
| 1516 | DOTP_S_H = 1501, // MipsMSAInstrInfo.td:2868 |
| 1517 | DOTP_S_W = 1502, // MipsMSAInstrInfo.td:2869 |
| 1518 | DOTP_U_D = 1503, // MipsMSAInstrInfo.td:2874 |
| 1519 | DOTP_U_H = 1504, // MipsMSAInstrInfo.td:2872 |
| 1520 | DOTP_U_W = 1505, // MipsMSAInstrInfo.td:2873 |
| 1521 | DPADD_S_D = 1506, // MipsMSAInstrInfo.td:2878 |
| 1522 | DPADD_S_H = 1507, // MipsMSAInstrInfo.td:2876 |
| 1523 | DPADD_S_W = 1508, // MipsMSAInstrInfo.td:2877 |
| 1524 | DPADD_U_D = 1509, // MipsMSAInstrInfo.td:2882 |
| 1525 | DPADD_U_H = 1510, // MipsMSAInstrInfo.td:2880 |
| 1526 | DPADD_U_W = 1511, // MipsMSAInstrInfo.td:2881 |
| 1527 | DPAQX_SA_W_PH = 1512, // MipsDSPInstrInfo.td:1235 |
| 1528 | DPAQX_SA_W_PH_MMR2 = 1513, // MicroMipsDSPInstrInfo.td:529 |
| 1529 | DPAQX_S_W_PH = 1514, // MipsDSPInstrInfo.td:1234 |
| 1530 | DPAQX_S_W_PH_MMR2 = 1515, // MicroMipsDSPInstrInfo.td:527 |
| 1531 | DPAQ_SA_L_W = 1516, // MipsDSPInstrInfo.td:1154 |
| 1532 | DPAQ_SA_L_W_MM = 1517, // MicroMipsDSPInstrInfo.td:407 |
| 1533 | DPAQ_S_W_PH = 1518, // MipsDSPInstrInfo.td:1152 |
| 1534 | DPAQ_S_W_PH_MM = 1519, // MicroMipsDSPInstrInfo.td:406 |
| 1535 | DPAU_H_QBL = 1520, // MipsDSPInstrInfo.td:1148 |
| 1536 | DPAU_H_QBL_MM = 1521, // MicroMipsDSPInstrInfo.td:408 |
| 1537 | DPAU_H_QBR = 1522, // MipsDSPInstrInfo.td:1149 |
| 1538 | DPAU_H_QBR_MM = 1523, // MicroMipsDSPInstrInfo.td:409 |
| 1539 | DPAX_W_PH = 1524, // MipsDSPInstrInfo.td:1236 |
| 1540 | DPAX_W_PH_MMR2 = 1525, // MicroMipsDSPInstrInfo.td:531 |
| 1541 | DPA_W_PH = 1526, // MipsDSPInstrInfo.td:1232 |
| 1542 | DPA_W_PH_MMR2 = 1527, // MicroMipsDSPInstrInfo.td:526 |
| 1543 | DPOP = 1528, // Mips64InstrInfo.td:577 |
| 1544 | DPSQX_SA_W_PH = 1529, // MipsDSPInstrInfo.td:1239 |
| 1545 | DPSQX_SA_W_PH_MMR2 = 1530, // MicroMipsDSPInstrInfo.td:558 |
| 1546 | DPSQX_S_W_PH = 1531, // MipsDSPInstrInfo.td:1238 |
| 1547 | DPSQX_S_W_PH_MMR2 = 1532, // MicroMipsDSPInstrInfo.td:556 |
| 1548 | DPSQ_SA_L_W = 1533, // MipsDSPInstrInfo.td:1155 |
| 1549 | DPSQ_SA_L_W_MM = 1534, // MicroMipsDSPInstrInfo.td:465 |
| 1550 | DPSQ_S_W_PH = 1535, // MipsDSPInstrInfo.td:1153 |
| 1551 | DPSQ_S_W_PH_MM = 1536, // MicroMipsDSPInstrInfo.td:464 |
| 1552 | DPSUB_S_D = 1537, // MipsMSAInstrInfo.td:2886 |
| 1553 | DPSUB_S_H = 1538, // MipsMSAInstrInfo.td:2884 |
| 1554 | DPSUB_S_W = 1539, // MipsMSAInstrInfo.td:2885 |
| 1555 | DPSUB_U_D = 1540, // MipsMSAInstrInfo.td:2890 |
| 1556 | DPSUB_U_H = 1541, // MipsMSAInstrInfo.td:2888 |
| 1557 | DPSUB_U_W = 1542, // MipsMSAInstrInfo.td:2889 |
| 1558 | DPSU_H_QBL = 1543, // MipsDSPInstrInfo.td:1150 |
| 1559 | DPSU_H_QBL_MM = 1544, // MicroMipsDSPInstrInfo.td:466 |
| 1560 | DPSU_H_QBR = 1545, // MipsDSPInstrInfo.td:1151 |
| 1561 | DPSU_H_QBR_MM = 1546, // MicroMipsDSPInstrInfo.td:467 |
| 1562 | DPSX_W_PH = 1547, // MipsDSPInstrInfo.td:1237 |
| 1563 | DPSX_W_PH_MMR2 = 1548, // MicroMipsDSPInstrInfo.td:560 |
| 1564 | DPS_W_PH = 1549, // MipsDSPInstrInfo.td:1233 |
| 1565 | DPS_W_PH_MMR2 = 1550, // MicroMipsDSPInstrInfo.td:555 |
| 1566 | DROTR = 1551, // Mips64InstrInfo.td:190 |
| 1567 | DROTR32 = 1552, // Mips64InstrInfo.td:195 |
| 1568 | DROTRV = 1553, // Mips64InstrInfo.td:193 |
| 1569 | DSBH = 1554, // Mips64InstrInfo.td:370 |
| 1570 | DSDIV = 1555, // Mips64InstrInfo.td:326 |
| 1571 | DSHD = 1556, // Mips64InstrInfo.td:372 |
| 1572 | DSLL = 1557, // Mips64InstrInfo.td:167 |
| 1573 | DSLL32 = 1558, // Mips64InstrInfo.td:182 |
| 1574 | DSLL64_32 = 1559, // Mips64InstrInfo.td:427 |
| 1575 | DSLLV = 1560, // Mips64InstrInfo.td:176 |
| 1576 | DSRA = 1561, // Mips64InstrInfo.td:173 |
| 1577 | DSRA32 = 1562, // Mips64InstrInfo.td:186 |
| 1578 | DSRAV = 1563, // Mips64InstrInfo.td:178 |
| 1579 | DSRL = 1564, // Mips64InstrInfo.td:170 |
| 1580 | DSRL32 = 1565, // Mips64InstrInfo.td:184 |
| 1581 | DSRLV = 1566, // Mips64InstrInfo.td:180 |
| 1582 | DSUB = 1567, // Mips64InstrInfo.td:149 |
| 1583 | DSUBu = 1568, // Mips64InstrInfo.td:147 |
| 1584 | DUDIV = 1569, // Mips64InstrInfo.td:329 |
| 1585 | DVP = 1570, // Mips32r6InstrInfo.td:869 |
| 1586 | DVPE = 1571, // MipsMTInstrInfo.td:96 |
| 1587 | DVP_MMR6 = 1572, // MicroMips32r6InstrInfo.td:1527 |
| 1588 | DivRxRy16 = 1573, // Mips16InstrInfo.td:696 |
| 1589 | DivuRxRy16 = 1574, // Mips16InstrInfo.td:705 |
| 1590 | EHB = 1575, // MipsInstrInfo.td:2493 |
| 1591 | EHB_MM = 1576, // MicroMipsInstrInfo.td:1049 |
| 1592 | EHB_MMR6 = 1577, // MicroMips32r6InstrInfo.td:1294 |
| 1593 | EI = 1578, // MipsInstrInfo.td:2245 |
| 1594 | EI_MM = 1579, // MicroMipsInstrInfo.td:990 |
| 1595 | EI_MMR6 = 1580, // MicroMips32r6InstrInfo.td:1295 |
| 1596 | EMT = 1581, // MipsMTInstrInfo.td:94 |
| 1597 | ERET = 1582, // MipsInstrInfo.td:2240 |
| 1598 | ERETNC = 1583, // MipsInstrInfo.td:2241 |
| 1599 | ERETNC_MMR6 = 1584, // MicroMips32r6InstrInfo.td:1299 |
| 1600 | ERET_MM = 1585, // MicroMipsInstrInfo.td:986 |
| 1601 | ERET_MMR6 = 1586, // MicroMips32r6InstrInfo.td:1297 |
| 1602 | EVP = 1587, // Mips32r6InstrInfo.td:870 |
| 1603 | EVPE = 1588, // MipsMTInstrInfo.td:98 |
| 1604 | EVP_MMR6 = 1589, // MicroMips32r6InstrInfo.td:1528 |
| 1605 | EXT = 1590, // MipsInstrInfo.td:2468 |
| 1606 | EXTP = 1591, // MipsDSPInstrInfo.td:1186 |
| 1607 | EXTPDP = 1592, // MipsDSPInstrInfo.td:1188 |
| 1608 | EXTPDPV = 1593, // MipsDSPInstrInfo.td:1189 |
| 1609 | EXTPDPV_MM = 1594, // MicroMipsDSPInstrInfo.td:454 |
| 1610 | EXTPDP_MM = 1595, // MicroMipsDSPInstrInfo.td:453 |
| 1611 | EXTPV = 1596, // MipsDSPInstrInfo.td:1187 |
| 1612 | EXTPV_MM = 1597, // MicroMipsDSPInstrInfo.td:455 |
| 1613 | EXTP_MM = 1598, // MicroMipsDSPInstrInfo.td:452 |
| 1614 | EXTRV_RS_W = 1599, // MipsDSPInstrInfo.td:1195 |
| 1615 | EXTRV_RS_W_MM = 1600, // MicroMipsDSPInstrInfo.td:462 |
| 1616 | EXTRV_R_W = 1601, // MipsDSPInstrInfo.td:1193 |
| 1617 | EXTRV_R_W_MM = 1602, // MicroMipsDSPInstrInfo.td:461 |
| 1618 | EXTRV_S_H = 1603, // MipsDSPInstrInfo.td:1197 |
| 1619 | EXTRV_S_H_MM = 1604, // MicroMipsDSPInstrInfo.td:463 |
| 1620 | EXTRV_W = 1605, // MipsDSPInstrInfo.td:1191 |
| 1621 | EXTRV_W_MM = 1606, // MicroMipsDSPInstrInfo.td:460 |
| 1622 | EXTR_RS_W = 1607, // MipsDSPInstrInfo.td:1194 |
| 1623 | EXTR_RS_W_MM = 1608, // MicroMipsDSPInstrInfo.td:458 |
| 1624 | EXTR_R_W = 1609, // MipsDSPInstrInfo.td:1192 |
| 1625 | EXTR_R_W_MM = 1610, // MicroMipsDSPInstrInfo.td:457 |
| 1626 | EXTR_S_H = 1611, // MipsDSPInstrInfo.td:1196 |
| 1627 | EXTR_S_H_MM = 1612, // MicroMipsDSPInstrInfo.td:459 |
| 1628 | EXTR_W = 1613, // MipsDSPInstrInfo.td:1190 |
| 1629 | EXTR_W_MM = 1614, // MicroMipsDSPInstrInfo.td:456 |
| 1630 | EXTS = 1615, // Mips64InstrInfo.td:543 |
| 1631 | EXTS32 = 1616, // Mips64InstrInfo.td:545 |
| 1632 | EXT_MM = 1617, // MicroMipsInstrInfo.td:916 |
| 1633 | EXT_MMR6 = 1618, // MicroMips32r6InstrInfo.td:1488 |
| 1634 | FABS_D32 = 1619, // MipsInstrFPU.td:160 |
| 1635 | FABS_D32_MM = 1620, // MicroMipsInstrFPU.td:118 |
| 1636 | FABS_D64 = 1621, // MipsInstrFPU.td:162 |
| 1637 | FABS_D64_MM = 1622, // MicroMipsInstrFPU.td:122 |
| 1638 | FABS_S = 1623, // MipsInstrFPU.td:567 |
| 1639 | FABS_S_MM = 1624, // MicroMipsInstrFPU.td:133 |
| 1640 | FADD_D = 1625, // MipsMSAInstrInfo.td:2893 |
| 1641 | FADD_D32 = 1626, // MipsInstrFPU.td:132 |
| 1642 | FADD_D32_MM = 1627, // MicroMipsInstrFPU.td:15 |
| 1643 | FADD_D64 = 1628, // MipsInstrFPU.td:133 |
| 1644 | FADD_D64_MM = 1629, // MicroMipsInstrFPU.td:20 |
| 1645 | FADD_PS64 = 1630, // MipsInstrFPU.td:492 |
| 1646 | FADD_S = 1631, // MipsInstrFPU.td:712 |
| 1647 | FADD_S_MM = 1632, // MicroMipsInstrFPU.td:26 |
| 1648 | FADD_S_MMR6 = 1633, // MicroMips32r6InstrInfo.td:1371 |
| 1649 | FADD_W = 1634, // MipsMSAInstrInfo.td:2892 |
| 1650 | FCAF_D = 1635, // MipsMSAInstrInfo.td:2896 |
| 1651 | FCAF_W = 1636, // MipsMSAInstrInfo.td:2895 |
| 1652 | FCEQ_D = 1637, // MipsMSAInstrInfo.td:2899 |
| 1653 | FCEQ_W = 1638, // MipsMSAInstrInfo.td:2898 |
| 1654 | FCLASS_D = 1639, // MipsMSAInstrInfo.td:2908 |
| 1655 | FCLASS_W = 1640, // MipsMSAInstrInfo.td:2907 |
| 1656 | FCLE_D = 1641, // MipsMSAInstrInfo.td:2902 |
| 1657 | FCLE_W = 1642, // MipsMSAInstrInfo.td:2901 |
| 1658 | FCLT_D = 1643, // MipsMSAInstrInfo.td:2905 |
| 1659 | FCLT_W = 1644, // MipsMSAInstrInfo.td:2904 |
| 1660 | FCMP_D32 = 1645, // MipsInstrFPU.td:812 |
| 1661 | FCMP_D32_MM = 1646, // MicroMipsInstrFPU.td:65 |
| 1662 | FCMP_D64 = 1647, // MipsInstrFPU.td:821 |
| 1663 | FCMP_S32 = 1648, // MipsInstrFPU.td:804 |
| 1664 | FCMP_S32_MM = 1649, // MicroMipsInstrFPU.td:57 |
| 1665 | FCNE_D = 1650, // MipsMSAInstrInfo.td:2911 |
| 1666 | FCNE_W = 1651, // MipsMSAInstrInfo.td:2910 |
| 1667 | FCOR_D = 1652, // MipsMSAInstrInfo.td:2914 |
| 1668 | FCOR_W = 1653, // MipsMSAInstrInfo.td:2913 |
| 1669 | FCUEQ_D = 1654, // MipsMSAInstrInfo.td:2917 |
| 1670 | FCUEQ_W = 1655, // MipsMSAInstrInfo.td:2916 |
| 1671 | FCULE_D = 1656, // MipsMSAInstrInfo.td:2920 |
| 1672 | FCULE_W = 1657, // MipsMSAInstrInfo.td:2919 |
| 1673 | FCULT_D = 1658, // MipsMSAInstrInfo.td:2923 |
| 1674 | FCULT_W = 1659, // MipsMSAInstrInfo.td:2922 |
| 1675 | FCUNE_D = 1660, // MipsMSAInstrInfo.td:2929 |
| 1676 | FCUNE_W = 1661, // MipsMSAInstrInfo.td:2928 |
| 1677 | FCUN_D = 1662, // MipsMSAInstrInfo.td:2926 |
| 1678 | FCUN_W = 1663, // MipsMSAInstrInfo.td:2925 |
| 1679 | FDIV_D = 1664, // MipsMSAInstrInfo.td:2932 |
| 1680 | FDIV_D32 = 1665, // MipsInstrFPU.td:132 |
| 1681 | FDIV_D32_MM = 1666, // MicroMipsInstrFPU.td:15 |
| 1682 | FDIV_D64 = 1667, // MipsInstrFPU.td:133 |
| 1683 | FDIV_D64_MM = 1668, // MicroMipsInstrFPU.td:20 |
| 1684 | FDIV_S = 1669, // MipsInstrFPU.td:716 |
| 1685 | FDIV_S_MM = 1670, // MicroMipsInstrFPU.td:28 |
| 1686 | FDIV_S_MMR6 = 1671, // MicroMips32r6InstrInfo.td:1377 |
| 1687 | FDIV_W = 1672, // MipsMSAInstrInfo.td:2931 |
| 1688 | FEXDO_H = 1673, // MipsMSAInstrInfo.td:2934 |
| 1689 | FEXDO_W = 1674, // MipsMSAInstrInfo.td:2935 |
| 1690 | FEXP2_D = 1675, // MipsMSAInstrInfo.td:2938 |
| 1691 | FEXP2_W = 1676, // MipsMSAInstrInfo.td:2937 |
| 1692 | FEXUPL_D = 1677, // MipsMSAInstrInfo.td:2943 |
| 1693 | FEXUPL_W = 1678, // MipsMSAInstrInfo.td:2942 |
| 1694 | FEXUPR_D = 1679, // MipsMSAInstrInfo.td:2946 |
| 1695 | FEXUPR_W = 1680, // MipsMSAInstrInfo.td:2945 |
| 1696 | FFINT_S_D = 1681, // MipsMSAInstrInfo.td:2949 |
| 1697 | FFINT_S_W = 1682, // MipsMSAInstrInfo.td:2948 |
| 1698 | FFINT_U_D = 1683, // MipsMSAInstrInfo.td:2952 |
| 1699 | FFINT_U_W = 1684, // MipsMSAInstrInfo.td:2951 |
| 1700 | FFQL_D = 1685, // MipsMSAInstrInfo.td:2955 |
| 1701 | FFQL_W = 1686, // MipsMSAInstrInfo.td:2954 |
| 1702 | FFQR_D = 1687, // MipsMSAInstrInfo.td:2958 |
| 1703 | FFQR_W = 1688, // MipsMSAInstrInfo.td:2957 |
| 1704 | FILL_B = 1689, // MipsMSAInstrInfo.td:2960 |
| 1705 | FILL_D = 1690, // MipsMSAInstrInfo.td:2963 |
| 1706 | FILL_H = 1691, // MipsMSAInstrInfo.td:2961 |
| 1707 | FILL_W = 1692, // MipsMSAInstrInfo.td:2962 |
| 1708 | FLOG2_D = 1693, // MipsMSAInstrInfo.td:2968 |
| 1709 | FLOG2_W = 1694, // MipsMSAInstrInfo.td:2967 |
| 1710 | FLOOR_L_D64 = 1695, // MipsInstrFPU.td:467 |
| 1711 | FLOOR_L_D_MMR6 = 1696, // MicroMips32r6InstrInfo.td:1431 |
| 1712 | FLOOR_L_S = 1697, // MipsInstrFPU.td:465 |
| 1713 | FLOOR_L_S_MMR6 = 1698, // MicroMips32r6InstrInfo.td:1429 |
| 1714 | FLOOR_W_D32 = 1699, // MipsInstrFPU.td:169 |
| 1715 | FLOOR_W_D64 = 1700, // MipsInstrFPU.td:170 |
| 1716 | FLOOR_W_D_MMR6 = 1701, // MicroMips32r6InstrInfo.td:1435 |
| 1717 | FLOOR_W_MM = 1702, // MicroMipsInstrFPU.td:93 |
| 1718 | FLOOR_W_S = 1703, // MipsInstrFPU.td:413 |
| 1719 | FLOOR_W_S_MM = 1704, // MicroMipsInstrFPU.td:230 |
| 1720 | FLOOR_W_S_MMR6 = 1705, // MicroMips32r6InstrInfo.td:1433 |
| 1721 | FMADD_D = 1706, // MipsMSAInstrInfo.td:2971 |
| 1722 | FMADD_W = 1707, // MipsMSAInstrInfo.td:2970 |
| 1723 | FMAX_A_D = 1708, // MipsMSAInstrInfo.td:2977 |
| 1724 | FMAX_A_W = 1709, // MipsMSAInstrInfo.td:2976 |
| 1725 | FMAX_D = 1710, // MipsMSAInstrInfo.td:2974 |
| 1726 | FMAX_W = 1711, // MipsMSAInstrInfo.td:2973 |
| 1727 | FMIN_A_D = 1712, // MipsMSAInstrInfo.td:2983 |
| 1728 | FMIN_A_W = 1713, // MipsMSAInstrInfo.td:2982 |
| 1729 | FMIN_D = 1714, // MipsMSAInstrInfo.td:2980 |
| 1730 | FMIN_W = 1715, // MipsMSAInstrInfo.td:2979 |
| 1731 | FMOV_D32 = 1716, // MipsInstrFPU.td:160 |
| 1732 | FMOV_D32_MM = 1717, // MicroMipsInstrFPU.td:118 |
| 1733 | FMOV_D64 = 1718, // MipsInstrFPU.td:162 |
| 1734 | FMOV_D64_MM = 1719, // MicroMipsInstrFPU.td:122 |
| 1735 | FMOV_D_MMR6 = 1720, // MicroMips32r6InstrInfo.td:1391 |
| 1736 | FMOV_S = 1721, // MipsInstrFPU.td:639 |
| 1737 | FMOV_S_MM = 1722, // MicroMipsInstrFPU.td:138 |
| 1738 | FMOV_S_MMR6 = 1723, // MicroMips32r6InstrInfo.td:1389 |
| 1739 | FMSUB_D = 1724, // MipsMSAInstrInfo.td:2986 |
| 1740 | FMSUB_W = 1725, // MipsMSAInstrInfo.td:2985 |
| 1741 | FMUL_D = 1726, // MipsMSAInstrInfo.td:2989 |
| 1742 | FMUL_D32 = 1727, // MipsInstrFPU.td:132 |
| 1743 | FMUL_D32_MM = 1728, // MicroMipsInstrFPU.td:15 |
| 1744 | FMUL_D64 = 1729, // MipsInstrFPU.td:133 |
| 1745 | FMUL_D64_MM = 1730, // MicroMipsInstrFPU.td:20 |
| 1746 | FMUL_PS64 = 1731, // MipsInstrFPU.td:495 |
| 1747 | FMUL_S = 1732, // MipsInstrFPU.td:720 |
| 1748 | FMUL_S_MM = 1733, // MicroMipsInstrFPU.td:30 |
| 1749 | FMUL_S_MMR6 = 1734, // MicroMips32r6InstrInfo.td:1375 |
| 1750 | FMUL_W = 1735, // MipsMSAInstrInfo.td:2988 |
| 1751 | FNEG_D32 = 1736, // MipsInstrFPU.td:160 |
| 1752 | FNEG_D32_MM = 1737, // MicroMipsInstrFPU.td:118 |
| 1753 | FNEG_D64 = 1738, // MipsInstrFPU.td:162 |
| 1754 | FNEG_D64_MM = 1739, // MicroMipsInstrFPU.td:122 |
| 1755 | FNEG_S = 1740, // MipsInstrFPU.td:578 |
| 1756 | FNEG_S_MM = 1741, // MicroMipsInstrFPU.td:142 |
| 1757 | FNEG_S_MMR6 = 1742, // MicroMips32r6InstrInfo.td:1393 |
| 1758 | FORK = 1743, // MipsMTInstrInfo.td:100 |
| 1759 | FRCP_D = 1744, // MipsMSAInstrInfo.td:2995 |
| 1760 | FRCP_W = 1745, // MipsMSAInstrInfo.td:2994 |
| 1761 | FRINT_D = 1746, // MipsMSAInstrInfo.td:2992 |
| 1762 | FRINT_W = 1747, // MipsMSAInstrInfo.td:2991 |
| 1763 | FRSQRT_D = 1748, // MipsMSAInstrInfo.td:2998 |
| 1764 | FRSQRT_W = 1749, // MipsMSAInstrInfo.td:2997 |
| 1765 | FSAF_D = 1750, // MipsMSAInstrInfo.td:3001 |
| 1766 | FSAF_W = 1751, // MipsMSAInstrInfo.td:3000 |
| 1767 | FSEQ_D = 1752, // MipsMSAInstrInfo.td:3004 |
| 1768 | FSEQ_W = 1753, // MipsMSAInstrInfo.td:3003 |
| 1769 | FSLE_D = 1754, // MipsMSAInstrInfo.td:3007 |
| 1770 | FSLE_W = 1755, // MipsMSAInstrInfo.td:3006 |
| 1771 | FSLT_D = 1756, // MipsMSAInstrInfo.td:3010 |
| 1772 | FSLT_W = 1757, // MipsMSAInstrInfo.td:3009 |
| 1773 | FSNE_D = 1758, // MipsMSAInstrInfo.td:3013 |
| 1774 | FSNE_W = 1759, // MipsMSAInstrInfo.td:3012 |
| 1775 | FSOR_D = 1760, // MipsMSAInstrInfo.td:3016 |
| 1776 | FSOR_W = 1761, // MipsMSAInstrInfo.td:3015 |
| 1777 | FSQRT_D = 1762, // MipsMSAInstrInfo.td:3019 |
| 1778 | FSQRT_D32 = 1763, // MipsInstrFPU.td:160 |
| 1779 | FSQRT_D32_MM = 1764, // MicroMipsInstrFPU.td:118 |
| 1780 | FSQRT_D64 = 1765, // MipsInstrFPU.td:162 |
| 1781 | FSQRT_D64_MM = 1766, // MicroMipsInstrFPU.td:122 |
| 1782 | FSQRT_S = 1767, // MipsInstrFPU.td:585 |
| 1783 | FSQRT_S_MM = 1768, // MicroMipsInstrFPU.td:239 |
| 1784 | FSQRT_W = 1769, // MipsMSAInstrInfo.td:3018 |
| 1785 | FSUB_D = 1770, // MipsMSAInstrInfo.td:3022 |
| 1786 | FSUB_D32 = 1771, // MipsInstrFPU.td:132 |
| 1787 | FSUB_D32_MM = 1772, // MicroMipsInstrFPU.td:15 |
| 1788 | FSUB_D64 = 1773, // MipsInstrFPU.td:133 |
| 1789 | FSUB_D64_MM = 1774, // MicroMipsInstrFPU.td:20 |
| 1790 | FSUB_PS64 = 1775, // MipsInstrFPU.td:498 |
| 1791 | FSUB_S = 1776, // MipsInstrFPU.td:724 |
| 1792 | FSUB_S_MM = 1777, // MicroMipsInstrFPU.td:32 |
| 1793 | FSUB_S_MMR6 = 1778, // MicroMips32r6InstrInfo.td:1373 |
| 1794 | FSUB_W = 1779, // MipsMSAInstrInfo.td:3021 |
| 1795 | FSUEQ_D = 1780, // MipsMSAInstrInfo.td:3025 |
| 1796 | FSUEQ_W = 1781, // MipsMSAInstrInfo.td:3024 |
| 1797 | FSULE_D = 1782, // MipsMSAInstrInfo.td:3028 |
| 1798 | FSULE_W = 1783, // MipsMSAInstrInfo.td:3027 |
| 1799 | FSULT_D = 1784, // MipsMSAInstrInfo.td:3031 |
| 1800 | FSULT_W = 1785, // MipsMSAInstrInfo.td:3030 |
| 1801 | FSUNE_D = 1786, // MipsMSAInstrInfo.td:3037 |
| 1802 | FSUNE_W = 1787, // MipsMSAInstrInfo.td:3036 |
| 1803 | FSUN_D = 1788, // MipsMSAInstrInfo.td:3034 |
| 1804 | FSUN_W = 1789, // MipsMSAInstrInfo.td:3033 |
| 1805 | FTINT_S_D = 1790, // MipsMSAInstrInfo.td:3040 |
| 1806 | FTINT_S_W = 1791, // MipsMSAInstrInfo.td:3039 |
| 1807 | FTINT_U_D = 1792, // MipsMSAInstrInfo.td:3043 |
| 1808 | FTINT_U_W = 1793, // MipsMSAInstrInfo.td:3042 |
| 1809 | FTQ_H = 1794, // MipsMSAInstrInfo.td:3045 |
| 1810 | FTQ_W = 1795, // MipsMSAInstrInfo.td:3046 |
| 1811 | FTRUNC_S_D = 1796, // MipsMSAInstrInfo.td:3049 |
| 1812 | FTRUNC_S_W = 1797, // MipsMSAInstrInfo.td:3048 |
| 1813 | FTRUNC_U_D = 1798, // MipsMSAInstrInfo.td:3052 |
| 1814 | FTRUNC_U_W = 1799, // MipsMSAInstrInfo.td:3051 |
| 1815 | GINVI = 1800, // Mips32r6InstrInfo.td:946 |
| 1816 | GINVI_MMR6 = 1801, // MicroMips32r6InstrInfo.td:1301 |
| 1817 | GINVT = 1802, // Mips32r6InstrInfo.td:947 |
| 1818 | GINVT_MMR6 = 1803, // MicroMips32r6InstrInfo.td:1303 |
| 1819 | HADD_S_D = 1804, // MipsMSAInstrInfo.td:3070 |
| 1820 | HADD_S_H = 1805, // MipsMSAInstrInfo.td:3068 |
| 1821 | HADD_S_W = 1806, // MipsMSAInstrInfo.td:3069 |
| 1822 | HADD_U_D = 1807, // MipsMSAInstrInfo.td:3074 |
| 1823 | HADD_U_H = 1808, // MipsMSAInstrInfo.td:3072 |
| 1824 | HADD_U_W = 1809, // MipsMSAInstrInfo.td:3073 |
| 1825 | HSUB_S_D = 1810, // MipsMSAInstrInfo.td:3078 |
| 1826 | HSUB_S_H = 1811, // MipsMSAInstrInfo.td:3076 |
| 1827 | HSUB_S_W = 1812, // MipsMSAInstrInfo.td:3077 |
| 1828 | HSUB_U_D = 1813, // MipsMSAInstrInfo.td:3082 |
| 1829 | HSUB_U_H = 1814, // MipsMSAInstrInfo.td:3080 |
| 1830 | HSUB_U_W = 1815, // MipsMSAInstrInfo.td:3081 |
| 1831 | HYPCALL = 1816, // MipsInstrInfo.td:2700 |
| 1832 | HYPCALL_MM = 1817, // MicroMipsInstrInfo.td:1118 |
| 1833 | ILVEV_B = 1818, // MipsMSAInstrInfo.td:3084 |
| 1834 | ILVEV_D = 1819, // MipsMSAInstrInfo.td:3087 |
| 1835 | ILVEV_H = 1820, // MipsMSAInstrInfo.td:3085 |
| 1836 | ILVEV_W = 1821, // MipsMSAInstrInfo.td:3086 |
| 1837 | ILVL_B = 1822, // MipsMSAInstrInfo.td:3089 |
| 1838 | ILVL_D = 1823, // MipsMSAInstrInfo.td:3092 |
| 1839 | ILVL_H = 1824, // MipsMSAInstrInfo.td:3090 |
| 1840 | ILVL_W = 1825, // MipsMSAInstrInfo.td:3091 |
| 1841 | ILVOD_B = 1826, // MipsMSAInstrInfo.td:3094 |
| 1842 | ILVOD_D = 1827, // MipsMSAInstrInfo.td:3097 |
| 1843 | ILVOD_H = 1828, // MipsMSAInstrInfo.td:3095 |
| 1844 | ILVOD_W = 1829, // MipsMSAInstrInfo.td:3096 |
| 1845 | ILVR_B = 1830, // MipsMSAInstrInfo.td:3099 |
| 1846 | ILVR_D = 1831, // MipsMSAInstrInfo.td:3102 |
| 1847 | ILVR_H = 1832, // MipsMSAInstrInfo.td:3100 |
| 1848 | ILVR_W = 1833, // MipsMSAInstrInfo.td:3101 |
| 1849 | INS = 1834, // MipsInstrInfo.td:2471 |
| 1850 | INSERT_B = 1835, // MipsMSAInstrInfo.td:3104 |
| 1851 | INSERT_D = 1836, // MipsMSAInstrInfo.td:3107 |
| 1852 | INSERT_H = 1837, // MipsMSAInstrInfo.td:3105 |
| 1853 | INSERT_W = 1838, // MipsMSAInstrInfo.td:3106 |
| 1854 | INSV = 1839, // MipsDSPInstrInfo.td:1185 |
| 1855 | INSVE_B = 1840, // MipsMSAInstrInfo.td:3115 |
| 1856 | INSVE_D = 1841, // MipsMSAInstrInfo.td:3118 |
| 1857 | INSVE_H = 1842, // MipsMSAInstrInfo.td:3116 |
| 1858 | INSVE_W = 1843, // MipsMSAInstrInfo.td:3117 |
| 1859 | INSV_MM = 1844, // MicroMipsDSPInstrInfo.td:412 |
| 1860 | INS_MM = 1845, // MicroMipsInstrInfo.td:919 |
| 1861 | INS_MMR6 = 1846, // MicroMips32r6InstrInfo.td:1489 |
| 1862 | J = 1847, // MipsInstrInfo.td:2266 |
| 1863 | JAL = 1848, // MipsInstrInfo.td:2298 |
| 1864 | JALR = 1849, // MipsInstrInfo.td:2303 |
| 1865 | JALR16_MM = 1850, // MicroMipsInstrInfo.td:659 |
| 1866 | JALR64 = 1851, // Mips64InstrInfo.td:267 |
| 1867 | JALRC16_MMR6 = 1852, // MicroMips32r6InstrInfo.td:1306 |
| 1868 | JALRC_HB_MMR6 = 1853, // MicroMips32r6InstrInfo.td:1486 |
| 1869 | JALRC_MMR6 = 1854, // MicroMips32r6InstrInfo.td:1490 |
| 1870 | JALRS16_MM = 1855, // MicroMipsInstrInfo.td:661 |
| 1871 | JALRS_MM = 1856, // MicroMipsInstrInfo.td:944 |
| 1872 | JALR_HB = 1857, // MipsInstrInfo.td:2541 |
| 1873 | JALR_HB64 = 1858, // Mips64InstrInfo.td:290 |
| 1874 | JALR_MM = 1859, // MicroMipsInstrInfo.td:938 |
| 1875 | JALS_MM = 1860, // MicroMipsInstrInfo.td:942 |
| 1876 | JALX = 1861, // MipsInstrInfo.td:2308 |
| 1877 | JALX_MM = 1862, // MicroMipsInstrInfo.td:933 |
| 1878 | JAL_MM = 1863, // MicroMipsInstrInfo.td:928 |
| 1879 | JIALC = 1864, // Mips32r6InstrInfo.td:872 |
| 1880 | JIALC64 = 1865, // Mips64r6InstrInfo.td:165 |
| 1881 | JIALC_MMR6 = 1866, // MicroMips32r6InstrInfo.td:1308 |
| 1882 | JIC = 1867, // Mips32r6InstrInfo.td:873 |
| 1883 | JIC64 = 1868, // Mips64r6InstrInfo.td:166 |
| 1884 | JIC_MMR6 = 1869, // MicroMips32r6InstrInfo.td:1309 |
| 1885 | JR = 1870, // MipsInstrInfo.td:2270 |
| 1886 | JR16_MM = 1871, // MicroMipsInstrInfo.td:667 |
| 1887 | JR64 = 1872, // Mips64InstrInfo.td:264 |
| 1888 | JRADDIUSP = 1873, // MicroMipsInstrInfo.td:665 |
| 1889 | JRC16_MM = 1874, // MicroMipsInstrInfo.td:663 |
| 1890 | JRC16_MMR6 = 1875, // MicroMips32r6InstrInfo.td:1310 |
| 1891 | JRCADDIUSP_MMR6 = 1876, // MicroMips32r6InstrInfo.td:1311 |
| 1892 | JR_HB = 1877, // MipsInstrInfo.td:2540 |
| 1893 | JR_HB64 = 1878, // Mips64InstrInfo.td:289 |
| 1894 | JR_HB64_R6 = 1879, // Mips64r6InstrInfo.td:155 |
| 1895 | JR_HB_R6 = 1880, // Mips32r6InstrInfo.td:874 |
| 1896 | JR_MM = 1881, // MicroMipsInstrInfo.td:936 |
| 1897 | J_MM = 1882, // MicroMipsInstrInfo.td:925 |
| 1898 | Jal16 = 1883, // Mips16InstrInfo.td:715 |
| 1899 | JalB16 = 1884, // Mips16InstrInfo.td:721 |
| 1900 | JrRa16 = 1885, // Mips16InstrInfo.td:734 |
| 1901 | JrcRa16 = 1886, // Mips16InstrInfo.td:743 |
| 1902 | JrcRx16 = 1887, // Mips16InstrInfo.td:751 |
| 1903 | JumpLinkReg16 = 1888, // Mips16InstrInfo.td:1360 |
| 1904 | LB = 1889, // MipsInstrInfo.td:2140 |
| 1905 | LB64 = 1890, // Mips64InstrInfo.td:202 |
| 1906 | LBE = 1891, // MipsEVAInstrInfo.td:175 |
| 1907 | LBE_MM = 1892, // MicroMipsInstrInfo.td:807 |
| 1908 | LBU16_MM = 1893, // MicroMipsInstrInfo.td:620 |
| 1909 | LBUX = 1894, // MipsDSPInstrInfo.td:1181 |
| 1910 | LBUX_MM = 1895, // MicroMipsDSPInstrInfo.td:477 |
| 1911 | LBU_MMR6 = 1896, // MicroMips32r6InstrInfo.td:1352 |
| 1912 | LB_MM = 1897, // MicroMipsInstrInfo.td:788 |
| 1913 | LB_MMR6 = 1898, // MicroMips32r6InstrInfo.td:1351 |
| 1914 | LBu = 1899, // MipsInstrInfo.td:2142 |
| 1915 | LBu64 = 1900, // Mips64InstrInfo.td:203 |
| 1916 | LBuE = 1901, // MipsEVAInstrInfo.td:176 |
| 1917 | LBuE_MM = 1902, // MicroMipsInstrInfo.td:809 |
| 1918 | LBu_MM = 1903, // MicroMipsInstrInfo.td:790 |
| 1919 | LD = 1904, // Mips64InstrInfo.td:217 |
| 1920 | LDC1 = 1905, // MipsInstrFPU.td:663 |
| 1921 | LDC164 = 1906, // MipsInstrFPU.td:654 |
| 1922 | LDC1_D64_MMR6 = 1907, // MicroMips32r6InstrInfo.td:1538 |
| 1923 | LDC1_MM_D32 = 1908, // MicroMipsInstrFPU.td:289 |
| 1924 | LDC1_MM_D64 = 1909, // MicroMipsInstrFPU.td:304 |
| 1925 | LDC2 = 1910, // MipsInstrInfo.td:2174 |
| 1926 | LDC2_MMR6 = 1911, // MicroMips32r6InstrInfo.td:1545 |
| 1927 | LDC2_R6 = 1912, // Mips32r6InstrInfo.td:876 |
| 1928 | LDC3 = 1913, // MipsInstrInfo.td:2189 |
| 1929 | LDI_B = 1914, // MipsMSAInstrInfo.td:3143 |
| 1930 | LDI_D = 1915, // MipsMSAInstrInfo.td:3146 |
| 1931 | LDI_H = 1916, // MipsMSAInstrInfo.td:3144 |
| 1932 | LDI_W = 1917, // MipsMSAInstrInfo.td:3145 |
| 1933 | LDL = 1918, // Mips64InstrInfo.td:237 |
| 1934 | LDPC = 1919, // Mips64r6InstrInfo.td:149 |
| 1935 | LDR = 1920, // Mips64InstrInfo.td:239 |
| 1936 | LDXC1 = 1921, // MipsInstrFPU.td:680 |
| 1937 | LDXC164 = 1922, // MipsInstrFPU.td:687 |
| 1938 | LD_B = 1923, // MipsMSAInstrInfo.td:3138 |
| 1939 | LD_D = 1924, // MipsMSAInstrInfo.td:3141 |
| 1940 | LD_H = 1925, // MipsMSAInstrInfo.td:3139 |
| 1941 | LD_W = 1926, // MipsMSAInstrInfo.td:3140 |
| 1942 | LEA_ADDiu = 1927, // MipsInstrInfo.td:2429 |
| 1943 | LEA_ADDiu64 = 1928, // Mips64InstrInfo.td:375 |
| 1944 | LEA_ADDiu_MM = 1929, // MicroMipsInstrInfo.td:722 |
| 1945 | LH = 1930, // MipsInstrInfo.td:2144 |
| 1946 | LH64 = 1931, // Mips64InstrInfo.td:204 |
| 1947 | LHE = 1932, // MipsEVAInstrInfo.td:177 |
| 1948 | LHE_MM = 1933, // MicroMipsInstrInfo.td:811 |
| 1949 | LHU16_MM = 1934, // MicroMipsInstrInfo.td:622 |
| 1950 | LHX = 1935, // MipsDSPInstrInfo.td:1180 |
| 1951 | LHX_MM = 1936, // MicroMipsDSPInstrInfo.td:478 |
| 1952 | LH_MM = 1937, // MicroMipsInstrInfo.td:792 |
| 1953 | LHu = 1938, // MipsInstrInfo.td:2146 |
| 1954 | LHu64 = 1939, // Mips64InstrInfo.td:205 |
| 1955 | LHuE = 1940, // MipsEVAInstrInfo.td:178 |
| 1956 | LHuE_MM = 1941, // MicroMipsInstrInfo.td:813 |
| 1957 | LHu_MM = 1942, // MicroMipsInstrInfo.td:794 |
| 1958 | LI16_MM = 1943, // MicroMipsInstrInfo.td:657 |
| 1959 | LI16_MMR6 = 1944, // MicroMips32r6InstrInfo.td:1474 |
| 1960 | LL = 1945, // MipsInstrInfo.td:2255 |
| 1961 | LL64 = 1946, // Mips64InstrInfo.td:256 |
| 1962 | LL64_R6 = 1947, // Mips64r6InstrInfo.td:159 |
| 1963 | LLD = 1948, // Mips64InstrInfo.td:248 |
| 1964 | LLD_R6 = 1949, // Mips64r6InstrInfo.td:147 |
| 1965 | LLE = 1950, // MipsEVAInstrInfo.td:191 |
| 1966 | LLE_MM = 1951, // MicroMipsInstrInfo.td:1029 |
| 1967 | LL_MM = 1952, // MicroMipsInstrInfo.td:1024 |
| 1968 | LL_MMR6 = 1953, // MicroMips32r6InstrInfo.td:1549 |
| 1969 | LL_R6 = 1954, // Mips32r6InstrInfo.td:877 |
| 1970 | LSA = 1955, // MipsMSAInstrInfo.td:3148 |
| 1971 | LSA_MMR6 = 1956, // MicroMips32r6InstrInfo.td:1313 |
| 1972 | LSA_R6 = 1957, // Mips32r6InstrInfo.td:879 |
| 1973 | LUI_MMR6 = 1958, // MicroMips32r6InstrInfo.td:1457 |
| 1974 | LUXC1 = 1959, // MipsInstrFPU.td:696 |
| 1975 | LUXC164 = 1960, // MipsInstrFPU.td:704 |
| 1976 | LUXC1_MM = 1961, // MicroMipsInstrFPU.td:51 |
| 1977 | LUi = 1962, // MipsInstrInfo.td:2082 |
| 1978 | LUi64 = 1963, // Mips64InstrInfo.td:138 |
| 1979 | LUi_MM = 1964, // MicroMipsInstrInfo.td:719 |
| 1980 | LW = 1965, // MipsInstrInfo.td:2148 |
| 1981 | LW16_MM = 1966, // MicroMipsInstrInfo.td:624 |
| 1982 | LW64 = 1967, // Mips64InstrInfo.td:206 |
| 1983 | LWC1 = 1968, // MipsInstrFPU.td:647 |
| 1984 | LWC1_MM = 1969, // MicroMipsInstrFPU.td:297 |
| 1985 | LWC2 = 1970, // MipsInstrInfo.td:2170 |
| 1986 | LWC2_MMR6 = 1971, // MicroMips32r6InstrInfo.td:1547 |
| 1987 | LWC2_R6 = 1972, // Mips32r6InstrInfo.td:881 |
| 1988 | LWC3 = 1973, // MipsInstrInfo.td:2181 |
| 1989 | LWDSP = 1974, // MipsDSPInstrInfo.td:1267 |
| 1990 | LWDSP_MM = 1975, // MicroMipsDSPInstrInfo.td:392 |
| 1991 | LWE = 1976, // MipsEVAInstrInfo.td:179 |
| 1992 | LWE_MM = 1977, // MicroMipsInstrInfo.td:815 |
| 1993 | LWGP_MM = 1978, // MicroMipsInstrInfo.td:635 |
| 1994 | LWL = 1979, // MipsInstrInfo.td:2160 |
| 1995 | LWL64 = 1980, // Mips64InstrInfo.td:227 |
| 1996 | LWLE = 1981, // MipsEVAInstrInfo.td:185 |
| 1997 | LWLE_MM = 1982, // MicroMipsInstrInfo.td:823 |
| 1998 | LWL_MM = 1983, // MicroMipsInstrInfo.td:841 |
| 1999 | LWM16_MM = 1984, // MicroMipsInstrInfo.td:687 |
| 2000 | LWM16_MMR6 = 1985, // MicroMips32r6InstrInfo.td:1315 |
| 2001 | LWM32_MM = 1986, // MicroMipsInstrInfo.td:852 |
| 2002 | LWPC = 1987, // Mips32r6InstrInfo.td:883 |
| 2003 | LWPC_MMR6 = 1988, // MicroMips32r6InstrInfo.td:1314 |
| 2004 | LWP_MM = 1989, // MicroMipsInstrInfo.td:856 |
| 2005 | LWR = 1990, // MipsInstrInfo.td:2162 |
| 2006 | LWR64 = 1991, // Mips64InstrInfo.td:229 |
| 2007 | LWRE = 1992, // MipsEVAInstrInfo.td:186 |
| 2008 | LWRE_MM = 1993, // MicroMipsInstrInfo.td:826 |
| 2009 | LWR_MM = 1994, // MicroMipsInstrInfo.td:843 |
| 2010 | LWSP_MM = 1995, // MicroMipsInstrInfo.td:637 |
| 2011 | LWUPC = 1996, // Mips64r6InstrInfo.td:150 |
| 2012 | LWU_MM = 1997, // MicroMipsInstrInfo.td:1103 |
| 2013 | LWX = 1998, // MipsDSPInstrInfo.td:1179 |
| 2014 | LWXC1 = 1999, // MipsInstrFPU.td:674 |
| 2015 | LWXC1_MM = 2000, // MicroMipsInstrFPU.td:46 |
| 2016 | LWXS_MM = 2001, // MicroMipsInstrInfo.td:837 |
| 2017 | LWX_MM = 2002, // MicroMipsDSPInstrInfo.td:479 |
| 2018 | LW_MM = 2003, // MicroMipsInstrInfo.td:796 |
| 2019 | LW_MMR6 = 2004, // MicroMips32r6InstrInfo.td:1456 |
| 2020 | LWu = 2005, // Mips64InstrInfo.td:215 |
| 2021 | LbRxRyOffMemX16 = 2006, // Mips16InstrInfo.td:762 |
| 2022 | LbuRxRyOffMemX16 = 2007, // Mips16InstrInfo.td:771 |
| 2023 | LhRxRyOffMemX16 = 2008, // Mips16InstrInfo.td:781 |
| 2024 | LhuRxRyOffMemX16 = 2009, // Mips16InstrInfo.td:790 |
| 2025 | LiRxImm16 = 2010, // Mips16InstrInfo.td:800 |
| 2026 | LiRxImmAlignX16 = 2011, // Mips16InstrInfo.td:809 |
| 2027 | LiRxImmX16 = 2012, // Mips16InstrInfo.td:807 |
| 2028 | LwRxPcTcp16 = 2013, // Mips16InstrInfo.td:829 |
| 2029 | LwRxPcTcpX16 = 2014, // Mips16InstrInfo.td:831 |
| 2030 | LwRxRyOffMemX16 = 2015, // Mips16InstrInfo.td:818 |
| 2031 | LwRxSpImmX16 = 2016, // Mips16InstrInfo.td:827 |
| 2032 | MADD = 2017, // MipsInstrInfo.td:2433 |
| 2033 | MADDF_D = 2018, // Mips32r6InstrInfo.td:888 |
| 2034 | MADDF_D_MMR6 = 2019, // MicroMips32r6InstrInfo.td:1381 |
| 2035 | MADDF_S = 2020, // Mips32r6InstrInfo.td:887 |
| 2036 | MADDF_S_MMR6 = 2021, // MicroMips32r6InstrInfo.td:1379 |
| 2037 | MADDR_Q_H = 2022, // MipsMSAInstrInfo.td:3154 |
| 2038 | MADDR_Q_W = 2023, // MipsMSAInstrInfo.td:3155 |
| 2039 | MADDU = 2024, // MipsInstrInfo.td:2435 |
| 2040 | MADDU_DSP = 2025, // MipsDSPInstrInfo.td:1159 |
| 2041 | MADDU_DSP_MM = 2026, // MicroMipsDSPInstrInfo.td:414 |
| 2042 | MADDU_MM = 2027, // MicroMipsInstrInfo.td:893 |
| 2043 | MADDV_B = 2028, // MipsMSAInstrInfo.td:3157 |
| 2044 | MADDV_D = 2029, // MipsMSAInstrInfo.td:3160 |
| 2045 | MADDV_H = 2030, // MipsMSAInstrInfo.td:3158 |
| 2046 | MADDV_W = 2031, // MipsMSAInstrInfo.td:3159 |
| 2047 | MADD_D32 = 2032, // MipsInstrFPU.td:736 |
| 2048 | MADD_D32_MM = 2033, // MicroMipsInstrFPU.td:210 |
| 2049 | MADD_D64 = 2034, // MipsInstrFPU.td:742 |
| 2050 | MADD_DSP = 2035, // MipsDSPInstrInfo.td:1158 |
| 2051 | MADD_DSP_MM = 2036, // MicroMipsDSPInstrInfo.td:413 |
| 2052 | MADD_MM = 2037, // MicroMipsInstrInfo.td:891 |
| 2053 | MADD_Q_H = 2038, // MipsMSAInstrInfo.td:3151 |
| 2054 | MADD_Q_W = 2039, // MipsMSAInstrInfo.td:3152 |
| 2055 | MADD_S = 2040, // MipsInstrFPU.td:731 |
| 2056 | MADD_S_MM = 2041, // MicroMipsInstrFPU.td:206 |
| 2057 | MAQ_SA_W_PHL = 2042, // MipsDSPInstrInfo.td:1142 |
| 2058 | MAQ_SA_W_PHL_MM = 2043, // MicroMipsDSPInstrInfo.td:481 |
| 2059 | MAQ_SA_W_PHR = 2044, // MipsDSPInstrInfo.td:1143 |
| 2060 | MAQ_SA_W_PHR_MM = 2045, // MicroMipsDSPInstrInfo.td:483 |
| 2061 | MAQ_S_W_PHL = 2046, // MipsDSPInstrInfo.td:1140 |
| 2062 | MAQ_S_W_PHL_MM = 2047, // MicroMipsDSPInstrInfo.td:480 |
| 2063 | MAQ_S_W_PHR = 2048, // MipsDSPInstrInfo.td:1141 |
| 2064 | MAQ_S_W_PHR_MM = 2049, // MicroMipsDSPInstrInfo.td:482 |
| 2065 | MAXA_D = 2050, // Mips32r6InstrInfo.td:893 |
| 2066 | MAXA_D_MMR6 = 2051, // MicroMips32r6InstrInfo.td:1403 |
| 2067 | MAXA_S = 2052, // Mips32r6InstrInfo.td:894 |
| 2068 | MAXA_S_MMR6 = 2053, // MicroMips32r6InstrInfo.td:1401 |
| 2069 | MAXI_S_B = 2054, // MipsMSAInstrInfo.td:3177 |
| 2070 | MAXI_S_D = 2055, // MipsMSAInstrInfo.td:3180 |
| 2071 | MAXI_S_H = 2056, // MipsMSAInstrInfo.td:3178 |
| 2072 | MAXI_S_W = 2057, // MipsMSAInstrInfo.td:3179 |
| 2073 | MAXI_U_B = 2058, // MipsMSAInstrInfo.td:3182 |
| 2074 | MAXI_U_D = 2059, // MipsMSAInstrInfo.td:3185 |
| 2075 | MAXI_U_H = 2060, // MipsMSAInstrInfo.td:3183 |
| 2076 | MAXI_U_W = 2061, // MipsMSAInstrInfo.td:3184 |
| 2077 | MAX_A_B = 2062, // MipsMSAInstrInfo.td:3162 |
| 2078 | MAX_A_D = 2063, // MipsMSAInstrInfo.td:3165 |
| 2079 | MAX_A_H = 2064, // MipsMSAInstrInfo.td:3163 |
| 2080 | MAX_A_W = 2065, // MipsMSAInstrInfo.td:3164 |
| 2081 | MAX_D = 2066, // Mips32r6InstrInfo.td:895 |
| 2082 | MAX_D_MMR6 = 2067, // MicroMips32r6InstrInfo.td:1398 |
| 2083 | MAX_S = 2068, // Mips32r6InstrInfo.td:896 |
| 2084 | MAX_S_B = 2069, // MipsMSAInstrInfo.td:3167 |
| 2085 | MAX_S_D = 2070, // MipsMSAInstrInfo.td:3170 |
| 2086 | MAX_S_H = 2071, // MipsMSAInstrInfo.td:3168 |
| 2087 | MAX_S_MMR6 = 2072, // MicroMips32r6InstrInfo.td:1397 |
| 2088 | MAX_S_W = 2073, // MipsMSAInstrInfo.td:3169 |
| 2089 | MAX_U_B = 2074, // MipsMSAInstrInfo.td:3172 |
| 2090 | MAX_U_D = 2075, // MipsMSAInstrInfo.td:3175 |
| 2091 | MAX_U_H = 2076, // MipsMSAInstrInfo.td:3173 |
| 2092 | MAX_U_W = 2077, // MipsMSAInstrInfo.td:3174 |
| 2093 | MFC0 = 2078, // MipsInstrInfo.td:2480 |
| 2094 | MFC0_MMR6 = 2079, // MicroMips32r6InstrInfo.td:1321 |
| 2095 | MFC1 = 2080, // MipsInstrFPU.td:602 |
| 2096 | MFC1_D64 = 2081, // MipsInstrFPU.td:604 |
| 2097 | MFC1_MM = 2082, // MicroMipsInstrFPU.td:199 |
| 2098 | MFC1_MMR6 = 2083, // MicroMips32r6InstrInfo.td:1322 |
| 2099 | MFC2 = 2084, // MipsInstrInfo.td:2482 |
| 2100 | MFC2_MMR6 = 2085, // MicroMips32r6InstrInfo.td:1323 |
| 2101 | MFGC0 = 2086, // MipsInstrInfo.td:2680 |
| 2102 | MFGC0_MM = 2087, // MicroMipsInstrInfo.td:1106 |
| 2103 | MFHC0_MMR6 = 2088, // MicroMips32r6InstrInfo.td:1324 |
| 2104 | MFHC1_D32 = 2089, // MipsInstrFPU.td:615 |
| 2105 | MFHC1_D32_MM = 2090, // MicroMipsInstrFPU.td:247 |
| 2106 | MFHC1_D64 = 2091, // MipsInstrFPU.td:617 |
| 2107 | MFHC1_D64_MM = 2092, // MicroMipsInstrFPU.td:254 |
| 2108 | MFHC2_MMR6 = 2093, // MicroMips32r6InstrInfo.td:1325 |
| 2109 | MFHGC0 = 2094, // MipsInstrInfo.td:2684 |
| 2110 | MFHGC0_MM = 2095, // MicroMipsInstrInfo.td:1109 |
| 2111 | MFHI = 2096, // MipsInstrInfo.td:2399 |
| 2112 | MFHI16_MM = 2097, // MicroMipsInstrInfo.td:648 |
| 2113 | MFHI64 = 2098, // Mips64InstrInfo.td:345 |
| 2114 | MFHI_DSP = 2099, // MipsDSPInstrInfo.td:1144 |
| 2115 | MFHI_DSP_MM = 2100, // MicroMipsDSPInstrInfo.td:484 |
| 2116 | MFHI_MM = 2101, // MicroMipsInstrInfo.td:885 |
| 2117 | MFLO = 2102, // MipsInstrInfo.td:2401 |
| 2118 | MFLO16_MM = 2103, // MicroMipsInstrInfo.td:650 |
| 2119 | MFLO64 = 2104, // Mips64InstrInfo.td:347 |
| 2120 | MFLO_DSP = 2105, // MipsDSPInstrInfo.td:1145 |
| 2121 | MFLO_DSP_MM = 2106, // MicroMipsDSPInstrInfo.td:485 |
| 2122 | MFLO_MM = 2107, // MicroMipsInstrInfo.td:887 |
| 2123 | MFTR = 2108, // MipsMTInstrInfo.td:104 |
| 2124 | MINA_D = 2109, // Mips32r6InstrInfo.td:897 |
| 2125 | MINA_D_MMR6 = 2110, // MicroMips32r6InstrInfo.td:1407 |
| 2126 | MINA_S = 2111, // Mips32r6InstrInfo.td:898 |
| 2127 | MINA_S_MMR6 = 2112, // MicroMips32r6InstrInfo.td:1405 |
| 2128 | MINI_S_B = 2113, // MipsMSAInstrInfo.td:3202 |
| 2129 | MINI_S_D = 2114, // MipsMSAInstrInfo.td:3205 |
| 2130 | MINI_S_H = 2115, // MipsMSAInstrInfo.td:3203 |
| 2131 | MINI_S_W = 2116, // MipsMSAInstrInfo.td:3204 |
| 2132 | MINI_U_B = 2117, // MipsMSAInstrInfo.td:3207 |
| 2133 | MINI_U_D = 2118, // MipsMSAInstrInfo.td:3210 |
| 2134 | MINI_U_H = 2119, // MipsMSAInstrInfo.td:3208 |
| 2135 | MINI_U_W = 2120, // MipsMSAInstrInfo.td:3209 |
| 2136 | MIN_A_B = 2121, // MipsMSAInstrInfo.td:3187 |
| 2137 | MIN_A_D = 2122, // MipsMSAInstrInfo.td:3190 |
| 2138 | MIN_A_H = 2123, // MipsMSAInstrInfo.td:3188 |
| 2139 | MIN_A_W = 2124, // MipsMSAInstrInfo.td:3189 |
| 2140 | MIN_D = 2125, // Mips32r6InstrInfo.td:899 |
| 2141 | MIN_D_MMR6 = 2126, // MicroMips32r6InstrInfo.td:1400 |
| 2142 | MIN_S = 2127, // Mips32r6InstrInfo.td:900 |
| 2143 | MIN_S_B = 2128, // MipsMSAInstrInfo.td:3192 |
| 2144 | MIN_S_D = 2129, // MipsMSAInstrInfo.td:3195 |
| 2145 | MIN_S_H = 2130, // MipsMSAInstrInfo.td:3193 |
| 2146 | MIN_S_MMR6 = 2131, // MicroMips32r6InstrInfo.td:1399 |
| 2147 | MIN_S_W = 2132, // MipsMSAInstrInfo.td:3194 |
| 2148 | MIN_U_B = 2133, // MipsMSAInstrInfo.td:3197 |
| 2149 | MIN_U_D = 2134, // MipsMSAInstrInfo.td:3200 |
| 2150 | MIN_U_H = 2135, // MipsMSAInstrInfo.td:3198 |
| 2151 | MIN_U_W = 2136, // MipsMSAInstrInfo.td:3199 |
| 2152 | MOD = 2137, // Mips32r6InstrInfo.td:903 |
| 2153 | MODSUB = 2138, // MipsDSPInstrInfo.td:1100 |
| 2154 | MODSUB_MM = 2139, // MicroMipsDSPInstrInfo.td:501 |
| 2155 | MODU = 2140, // Mips32r6InstrInfo.td:904 |
| 2156 | MODU_MMR6 = 2141, // MicroMips32r6InstrInfo.td:1327 |
| 2157 | MOD_MMR6 = 2142, // MicroMips32r6InstrInfo.td:1326 |
| 2158 | MOD_S_B = 2143, // MipsMSAInstrInfo.td:3212 |
| 2159 | MOD_S_D = 2144, // MipsMSAInstrInfo.td:3215 |
| 2160 | MOD_S_H = 2145, // MipsMSAInstrInfo.td:3213 |
| 2161 | MOD_S_W = 2146, // MipsMSAInstrInfo.td:3214 |
| 2162 | MOD_U_B = 2147, // MipsMSAInstrInfo.td:3217 |
| 2163 | MOD_U_D = 2148, // MipsMSAInstrInfo.td:3220 |
| 2164 | MOD_U_H = 2149, // MipsMSAInstrInfo.td:3218 |
| 2165 | MOD_U_W = 2150, // MipsMSAInstrInfo.td:3219 |
| 2166 | MOVE16_MM = 2151, // MicroMipsInstrInfo.td:652 |
| 2167 | MOVE16_MMR6 = 2152, // MicroMips32r6InstrInfo.td:1476 |
| 2168 | MOVEP_MM = 2153, // MicroMipsInstrInfo.td:654 |
| 2169 | MOVEP_MMR6 = 2154, // MicroMips32r6InstrInfo.td:1478 |
| 2170 | MOVE_V = 2155, // MipsMSAInstrInfo.td:3222 |
| 2171 | MOVF_D32 = 2156, // MipsCondMov.td:185 |
| 2172 | MOVF_D32_MM = 2157, // MicroMipsInstrFPU.td:195 |
| 2173 | MOVF_D64 = 2158, // MipsCondMov.td:192 |
| 2174 | MOVF_I = 2159, // MipsCondMov.td:171 |
| 2175 | MOVF_I64 = 2160, // MipsCondMov.td:175 |
| 2176 | MOVF_I_MM = 2161, // MicroMipsInstrInfo.td:878 |
| 2177 | MOVF_S = 2162, // MipsCondMov.td:179 |
| 2178 | MOVF_S_MM = 2163, // MicroMipsInstrFPU.td:189 |
| 2179 | MOVN_I64_D64 = 2164, // MipsCondMov.td:158 |
| 2180 | MOVN_I64_I = 2165, // MipsCondMov.td:123 |
| 2181 | MOVN_I64_I64 = 2166, // MipsCondMov.td:125 |
| 2182 | MOVN_I64_S = 2167, // MipsCondMov.td:139 |
| 2183 | MOVN_I_D32 = 2168, // MipsCondMov.td:145 |
| 2184 | MOVN_I_D32_MM = 2169, // MicroMipsInstrFPU.td:182 |
| 2185 | MOVN_I_D64 = 2170, // MipsCondMov.td:152 |
| 2186 | MOVN_I_I = 2171, // MipsCondMov.td:117 |
| 2187 | MOVN_I_I64 = 2172, // MipsCondMov.td:121 |
| 2188 | MOVN_I_MM = 2173, // MicroMipsInstrInfo.td:874 |
| 2189 | MOVN_I_S = 2174, // MipsCondMov.td:135 |
| 2190 | MOVN_I_S_MM = 2175, // MicroMipsInstrFPU.td:176 |
| 2191 | MOVT_D32 = 2176, // MipsCondMov.td:182 |
| 2192 | MOVT_D32_MM = 2177, // MicroMipsInstrFPU.td:192 |
| 2193 | MOVT_D64 = 2178, // MipsCondMov.td:190 |
| 2194 | MOVT_I = 2179, // MipsCondMov.td:164 |
| 2195 | MOVT_I64 = 2180, // MipsCondMov.td:168 |
| 2196 | MOVT_I_MM = 2181, // MicroMipsInstrInfo.td:876 |
| 2197 | MOVT_S = 2182, // MipsCondMov.td:177 |
| 2198 | MOVT_S_MM = 2183, // MicroMipsInstrFPU.td:186 |
| 2199 | MOVZ_I64_D64 = 2184, // MipsCondMov.td:155 |
| 2200 | MOVZ_I64_I = 2185, // MipsCondMov.td:111 |
| 2201 | MOVZ_I64_I64 = 2186, // MipsCondMov.td:113 |
| 2202 | MOVZ_I64_S = 2187, // MipsCondMov.td:132 |
| 2203 | MOVZ_I_D32 = 2188, // MipsCondMov.td:142 |
| 2204 | MOVZ_I_D32_MM = 2189, // MicroMipsInstrFPU.td:179 |
| 2205 | MOVZ_I_D64 = 2190, // MipsCondMov.td:150 |
| 2206 | MOVZ_I_I = 2191, // MipsCondMov.td:105 |
| 2207 | MOVZ_I_I64 = 2192, // MipsCondMov.td:109 |
| 2208 | MOVZ_I_MM = 2193, // MicroMipsInstrInfo.td:872 |
| 2209 | MOVZ_I_S = 2194, // MipsCondMov.td:128 |
| 2210 | MOVZ_I_S_MM = 2195, // MicroMipsInstrFPU.td:173 |
| 2211 | MSUB = 2196, // MipsInstrInfo.td:2437 |
| 2212 | MSUBF_D = 2197, // Mips32r6InstrInfo.td:890 |
| 2213 | MSUBF_D_MMR6 = 2198, // MicroMips32r6InstrInfo.td:1385 |
| 2214 | MSUBF_S = 2199, // Mips32r6InstrInfo.td:889 |
| 2215 | MSUBF_S_MMR6 = 2200, // MicroMips32r6InstrInfo.td:1383 |
| 2216 | MSUBR_Q_H = 2201, // MipsMSAInstrInfo.td:3227 |
| 2217 | MSUBR_Q_W = 2202, // MipsMSAInstrInfo.td:3228 |
| 2218 | MSUBU = 2203, // MipsInstrInfo.td:2439 |
| 2219 | MSUBU_DSP = 2204, // MipsDSPInstrInfo.td:1161 |
| 2220 | MSUBU_DSP_MM = 2205, // MicroMipsDSPInstrInfo.td:416 |
| 2221 | MSUBU_MM = 2206, // MicroMipsInstrInfo.td:897 |
| 2222 | MSUBV_B = 2207, // MipsMSAInstrInfo.td:3230 |
| 2223 | MSUBV_D = 2208, // MipsMSAInstrInfo.td:3233 |
| 2224 | MSUBV_H = 2209, // MipsMSAInstrInfo.td:3231 |
| 2225 | MSUBV_W = 2210, // MipsMSAInstrInfo.td:3232 |
| 2226 | MSUB_D32 = 2211, // MipsInstrFPU.td:738 |
| 2227 | MSUB_D32_MM = 2212, // MicroMipsInstrFPU.td:213 |
| 2228 | MSUB_D64 = 2213, // MipsInstrFPU.td:744 |
| 2229 | MSUB_DSP = 2214, // MipsDSPInstrInfo.td:1160 |
| 2230 | MSUB_DSP_MM = 2215, // MicroMipsDSPInstrInfo.td:415 |
| 2231 | MSUB_MM = 2216, // MicroMipsInstrInfo.td:895 |
| 2232 | MSUB_Q_H = 2217, // MipsMSAInstrInfo.td:3224 |
| 2233 | MSUB_Q_W = 2218, // MipsMSAInstrInfo.td:3225 |
| 2234 | MSUB_S = 2219, // MipsInstrFPU.td:733 |
| 2235 | MSUB_S_MM = 2220, // MicroMipsInstrFPU.td:208 |
| 2236 | MTC0 = 2221, // MipsInstrInfo.td:2478 |
| 2237 | MTC0_MMR6 = 2222, // MicroMips32r6InstrInfo.td:1316 |
| 2238 | MTC1 = 2223, // MipsInstrFPU.td:608 |
| 2239 | MTC1_D64 = 2224, // MipsInstrFPU.td:610 |
| 2240 | MTC1_D64_MM = 2225, // MicroMipsInstrFPU.td:256 |
| 2241 | MTC1_MM = 2226, // MicroMipsInstrFPU.td:202 |
| 2242 | MTC1_MMR6 = 2227, // MicroMips32r6InstrInfo.td:1317 |
| 2243 | MTC2 = 2228, // MipsInstrInfo.td:2484 |
| 2244 | MTC2_MMR6 = 2229, // MicroMips32r6InstrInfo.td:1318 |
| 2245 | MTGC0 = 2230, // MipsInstrInfo.td:2682 |
| 2246 | MTGC0_MM = 2231, // MicroMipsInstrInfo.td:1112 |
| 2247 | MTHC0_MMR6 = 2232, // MicroMips32r6InstrInfo.td:1319 |
| 2248 | MTHC1_D32 = 2233, // MipsInstrFPU.td:622 |
| 2249 | MTHC1_D32_MM = 2234, // MicroMipsInstrFPU.td:244 |
| 2250 | MTHC1_D64 = 2235, // MipsInstrFPU.td:625 |
| 2251 | MTHC1_D64_MM = 2236, // MicroMipsInstrFPU.td:252 |
| 2252 | MTHC2_MMR6 = 2237, // MicroMips32r6InstrInfo.td:1320 |
| 2253 | MTHGC0 = 2238, // MipsInstrInfo.td:2686 |
| 2254 | MTHGC0_MM = 2239, // MicroMipsInstrInfo.td:1115 |
| 2255 | MTHI = 2240, // MipsInstrInfo.td:2395 |
| 2256 | MTHI64 = 2241, // Mips64InstrInfo.td:341 |
| 2257 | MTHI_DSP = 2242, // MipsDSPInstrInfo.td:1146 |
| 2258 | MTHI_DSP_MM = 2243, // MicroMipsDSPInstrInfo.td:486 |
| 2259 | MTHI_MM = 2244, // MicroMipsInstrInfo.td:881 |
| 2260 | MTHLIP = 2245, // MipsDSPInstrInfo.td:1200 |
| 2261 | MTHLIP_MM = 2246, // MicroMipsDSPInstrInfo.td:494 |
| 2262 | MTLO = 2247, // MipsInstrInfo.td:2397 |
| 2263 | MTLO64 = 2248, // Mips64InstrInfo.td:343 |
| 2264 | MTLO_DSP = 2249, // MipsDSPInstrInfo.td:1147 |
| 2265 | MTLO_DSP_MM = 2250, // MicroMipsDSPInstrInfo.td:487 |
| 2266 | MTLO_MM = 2251, // MicroMipsInstrInfo.td:883 |
| 2267 | MTM0 = 2252, // Mips64InstrInfo.td:565 |
| 2268 | MTM1 = 2253, // Mips64InstrInfo.td:567 |
| 2269 | MTM2 = 2254, // Mips64InstrInfo.td:569 |
| 2270 | MTP0 = 2255, // Mips64InstrInfo.td:571 |
| 2271 | MTP1 = 2256, // Mips64InstrInfo.td:572 |
| 2272 | MTP2 = 2257, // Mips64InstrInfo.td:573 |
| 2273 | MTTR = 2258, // MipsMTInstrInfo.td:106 |
| 2274 | MUH = 2259, // Mips32r6InstrInfo.td:905 |
| 2275 | MUHU = 2260, // Mips32r6InstrInfo.td:906 |
| 2276 | MUHU_MMR6 = 2261, // MicroMips32r6InstrInfo.td:1331 |
| 2277 | MUH_MMR6 = 2262, // MicroMips32r6InstrInfo.td:1329 |
| 2278 | MUL = 2263, // MipsInstrInfo.td:2092 |
| 2279 | MULEQ_S_W_PHL = 2264, // MipsDSPInstrInfo.td:1136 |
| 2280 | MULEQ_S_W_PHL_MM = 2265, // MicroMipsDSPInstrInfo.td:468 |
| 2281 | MULEQ_S_W_PHR = 2266, // MipsDSPInstrInfo.td:1137 |
| 2282 | MULEQ_S_W_PHR_MM = 2267, // MicroMipsDSPInstrInfo.td:469 |
| 2283 | MULEU_S_PH_QBL = 2268, // MipsDSPInstrInfo.td:1134 |
| 2284 | MULEU_S_PH_QBL_MM = 2269, // MicroMipsDSPInstrInfo.td:470 |
| 2285 | MULEU_S_PH_QBR = 2270, // MipsDSPInstrInfo.td:1135 |
| 2286 | MULEU_S_PH_QBR_MM = 2271, // MicroMipsDSPInstrInfo.td:471 |
| 2287 | MULQ_RS_PH = 2272, // MipsDSPInstrInfo.td:1138 |
| 2288 | MULQ_RS_PH_MM = 2273, // MicroMipsDSPInstrInfo.td:472 |
| 2289 | MULQ_RS_W = 2274, // MipsDSPInstrInfo.td:1230 |
| 2290 | MULQ_RS_W_MMR2 = 2275, // MicroMipsDSPInstrInfo.td:563 |
| 2291 | MULQ_S_PH = 2276, // MipsDSPInstrInfo.td:1231 |
| 2292 | MULQ_S_PH_MMR2 = 2277, // MicroMipsDSPInstrInfo.td:564 |
| 2293 | MULQ_S_W = 2278, // MipsDSPInstrInfo.td:1229 |
| 2294 | MULQ_S_W_MMR2 = 2279, // MicroMipsDSPInstrInfo.td:565 |
| 2295 | MULR_PS64 = 2280, // MipsInstrFPU.td:530 |
| 2296 | MULR_Q_H = 2281, // MipsMSAInstrInfo.td:3238 |
| 2297 | MULR_Q_W = 2282, // MipsMSAInstrInfo.td:3239 |
| 2298 | MULSAQ_S_W_PH = 2283, // MipsDSPInstrInfo.td:1139 |
| 2299 | MULSAQ_S_W_PH_MM = 2284, // MicroMipsDSPInstrInfo.td:502 |
| 2300 | MULSA_W_PH = 2285, // MipsDSPInstrInfo.td:1240 |
| 2301 | MULSA_W_PH_MMR2 = 2286, // MicroMipsDSPInstrInfo.td:577 |
| 2302 | MULT = 2287, // MipsInstrInfo.td:2387 |
| 2303 | MULTU_DSP = 2288, // MipsDSPInstrInfo.td:1157 |
| 2304 | MULTU_DSP_MM = 2289, // MicroMipsDSPInstrInfo.td:418 |
| 2305 | MULT_DSP = 2290, // MipsDSPInstrInfo.td:1156 |
| 2306 | MULT_DSP_MM = 2291, // MicroMipsDSPInstrInfo.td:417 |
| 2307 | MULT_MM = 2292, // MicroMipsInstrInfo.td:749 |
| 2308 | MULTu = 2293, // MipsInstrInfo.td:2389 |
| 2309 | MULTu_MM = 2294, // MicroMipsInstrInfo.td:751 |
| 2310 | MULU = 2295, // Mips32r6InstrInfo.td:908 |
| 2311 | MULU_MMR6 = 2296, // MicroMips32r6InstrInfo.td:1330 |
| 2312 | MULV_B = 2297, // MipsMSAInstrInfo.td:3241 |
| 2313 | MULV_D = 2298, // MipsMSAInstrInfo.td:3244 |
| 2314 | MULV_H = 2299, // MipsMSAInstrInfo.td:3242 |
| 2315 | MULV_W = 2300, // MipsMSAInstrInfo.td:3243 |
| 2316 | MUL_MM = 2301, // MicroMipsInstrInfo.td:731 |
| 2317 | MUL_MMR6 = 2302, // MicroMips32r6InstrInfo.td:1328 |
| 2318 | MUL_PH = 2303, // MipsDSPInstrInfo.td:1227 |
| 2319 | MUL_PH_MMR2 = 2304, // MicroMipsDSPInstrInfo.td:561 |
| 2320 | MUL_Q_H = 2305, // MipsMSAInstrInfo.td:3235 |
| 2321 | MUL_Q_W = 2306, // MipsMSAInstrInfo.td:3236 |
| 2322 | MUL_R6 = 2307, // Mips32r6InstrInfo.td:907 |
| 2323 | MUL_S_PH = 2308, // MipsDSPInstrInfo.td:1228 |
| 2324 | MUL_S_PH_MMR2 = 2309, // MicroMipsDSPInstrInfo.td:562 |
| 2325 | Mfhi16 = 2310, // Mips16InstrInfo.td:854 |
| 2326 | Mflo16 = 2311, // Mips16InstrInfo.td:866 |
| 2327 | Move32R16 = 2312, // Mips16InstrInfo.td:838 |
| 2328 | MoveR3216 = 2313, // Mips16InstrInfo.td:845 |
| 2329 | NAL = 2314, // Mips32r6InstrInfo.td:825 |
| 2330 | NLOC_B = 2315, // MipsMSAInstrInfo.td:3246 |
| 2331 | NLOC_D = 2316, // MipsMSAInstrInfo.td:3249 |
| 2332 | NLOC_H = 2317, // MipsMSAInstrInfo.td:3247 |
| 2333 | NLOC_W = 2318, // MipsMSAInstrInfo.td:3248 |
| 2334 | NLZC_B = 2319, // MipsMSAInstrInfo.td:3251 |
| 2335 | NLZC_D = 2320, // MipsMSAInstrInfo.td:3254 |
| 2336 | NLZC_H = 2321, // MipsMSAInstrInfo.td:3252 |
| 2337 | NLZC_W = 2322, // MipsMSAInstrInfo.td:3253 |
| 2338 | NMADD_D32 = 2323, // MipsInstrFPU.td:755 |
| 2339 | NMADD_D32_MM = 2324, // MicroMipsInstrFPU.td:222 |
| 2340 | NMADD_D64 = 2325, // MipsInstrFPU.td:761 |
| 2341 | NMADD_S = 2326, // MipsInstrFPU.td:750 |
| 2342 | NMADD_S_MM = 2327, // MicroMipsInstrFPU.td:218 |
| 2343 | NMSUB_D32 = 2328, // MipsInstrFPU.td:757 |
| 2344 | NMSUB_D32_MM = 2329, // MicroMipsInstrFPU.td:224 |
| 2345 | NMSUB_D64 = 2330, // MipsInstrFPU.td:763 |
| 2346 | NMSUB_S = 2331, // MipsInstrFPU.td:752 |
| 2347 | NMSUB_S_MM = 2332, // MicroMipsInstrFPU.td:220 |
| 2348 | NOR = 2333, // MipsInstrInfo.td:2110 |
| 2349 | NOR64 = 2334, // Mips64InstrInfo.td:162 |
| 2350 | NORI_B = 2335, // MipsMSAInstrInfo.td:3270 |
| 2351 | NOR_MM = 2336, // MicroMipsInstrInfo.td:747 |
| 2352 | NOR_MMR6 = 2337, // MicroMips32r6InstrInfo.td:1332 |
| 2353 | NOR_V = 2338, // MipsMSAInstrInfo.td:3256 |
| 2354 | NOT16_MM = 2339, // MicroMipsInstrInfo.td:604 |
| 2355 | NOT16_MMR6 = 2340, // MicroMips32r6InstrInfo.td:1464 |
| 2356 | NegRxRy16 = 2341, // Mips16InstrInfo.td:915 |
| 2357 | NotRxRy16 = 2342, // Mips16InstrInfo.td:922 |
| 2358 | OR = 2343, // MipsInstrInfo.td:2106 |
| 2359 | OR16_MM = 2344, // MicroMipsInstrInfo.td:607 |
| 2360 | OR16_MMR6 = 2345, // MicroMips32r6InstrInfo.td:1466 |
| 2361 | OR64 = 2346, // Mips64InstrInfo.td:158 |
| 2362 | ORI_B = 2347, // MipsMSAInstrInfo.td:3286 |
| 2363 | ORI_MMR6 = 2348, // MicroMips32r6InstrInfo.td:1334 |
| 2364 | OR_MM = 2349, // MicroMipsInstrInfo.td:743 |
| 2365 | OR_MMR6 = 2350, // MicroMips32r6InstrInfo.td:1333 |
| 2366 | OR_V = 2351, // MipsMSAInstrInfo.td:3272 |
| 2367 | ORi = 2352, // MipsInstrInfo.td:2069 |
| 2368 | ORi64 = 2353, // Mips64InstrInfo.td:134 |
| 2369 | ORi_MM = 2354, // MicroMipsInstrInfo.td:713 |
| 2370 | OrRxRxRy16 = 2355, // Mips16InstrInfo.td:929 |
| 2371 | PACKRL_PH = 2356, // MipsDSPInstrInfo.td:1172 |
| 2372 | PACKRL_PH_MM = 2357, // MicroMipsDSPInstrInfo.td:495 |
| 2373 | PAUSE = 2358, // MipsInstrInfo.td:2496 |
| 2374 | PAUSE_MM = 2359, // MicroMipsInstrInfo.td:1051 |
| 2375 | PAUSE_MMR6 = 2360, // MicroMips32r6InstrInfo.td:1353 |
| 2376 | PCKEV_B = 2361, // MipsMSAInstrInfo.td:3288 |
| 2377 | PCKEV_D = 2362, // MipsMSAInstrInfo.td:3291 |
| 2378 | PCKEV_H = 2363, // MipsMSAInstrInfo.td:3289 |
| 2379 | PCKEV_W = 2364, // MipsMSAInstrInfo.td:3290 |
| 2380 | PCKOD_B = 2365, // MipsMSAInstrInfo.td:3293 |
| 2381 | PCKOD_D = 2366, // MipsMSAInstrInfo.td:3296 |
| 2382 | PCKOD_H = 2367, // MipsMSAInstrInfo.td:3294 |
| 2383 | PCKOD_W = 2368, // MipsMSAInstrInfo.td:3295 |
| 2384 | PCNT_B = 2369, // MipsMSAInstrInfo.td:3298 |
| 2385 | PCNT_D = 2370, // MipsMSAInstrInfo.td:3301 |
| 2386 | PCNT_H = 2371, // MipsMSAInstrInfo.td:3299 |
| 2387 | PCNT_W = 2372, // MipsMSAInstrInfo.td:3300 |
| 2388 | PICK_PH = 2373, // MipsDSPInstrInfo.td:1178 |
| 2389 | PICK_PH_MM = 2374, // MicroMipsDSPInstrInfo.td:496 |
| 2390 | PICK_QB = 2375, // MipsDSPInstrInfo.td:1177 |
| 2391 | PICK_QB_MM = 2376, // MicroMipsDSPInstrInfo.td:497 |
| 2392 | PLL_PS64 = 2377, // MipsInstrFPU.td:506 |
| 2393 | PLU_PS64 = 2378, // MipsInstrFPU.td:509 |
| 2394 | POP = 2379, // Mips64InstrInfo.td:576 |
| 2395 | PRECEQU_PH_QBL = 2380, // MipsDSPInstrInfo.td:1110 |
| 2396 | PRECEQU_PH_QBLA = 2381, // MipsDSPInstrInfo.td:1112 |
| 2397 | PRECEQU_PH_QBLA_MM = 2382, // MicroMipsDSPInstrInfo.td:438 |
| 2398 | PRECEQU_PH_QBL_MM = 2383, // MicroMipsDSPInstrInfo.td:437 |
| 2399 | PRECEQU_PH_QBR = 2384, // MipsDSPInstrInfo.td:1111 |
| 2400 | PRECEQU_PH_QBRA = 2385, // MipsDSPInstrInfo.td:1113 |
| 2401 | PRECEQU_PH_QBRA_MM = 2386, // MicroMipsDSPInstrInfo.td:441 |
| 2402 | PRECEQU_PH_QBR_MM = 2387, // MicroMipsDSPInstrInfo.td:440 |
| 2403 | PRECEQ_W_PHL = 2388, // MipsDSPInstrInfo.td:1108 |
| 2404 | PRECEQ_W_PHL_MM = 2389, // MicroMipsDSPInstrInfo.td:435 |
| 2405 | PRECEQ_W_PHR = 2390, // MipsDSPInstrInfo.td:1109 |
| 2406 | PRECEQ_W_PHR_MM = 2391, // MicroMipsDSPInstrInfo.td:436 |
| 2407 | PRECEU_PH_QBL = 2392, // MipsDSPInstrInfo.td:1114 |
| 2408 | PRECEU_PH_QBLA = 2393, // MipsDSPInstrInfo.td:1116 |
| 2409 | PRECEU_PH_QBLA_MM = 2394, // MicroMipsDSPInstrInfo.td:444 |
| 2410 | PRECEU_PH_QBL_MM = 2395, // MicroMipsDSPInstrInfo.td:443 |
| 2411 | PRECEU_PH_QBR = 2396, // MipsDSPInstrInfo.td:1115 |
| 2412 | PRECEU_PH_QBRA = 2397, // MipsDSPInstrInfo.td:1117 |
| 2413 | PRECEU_PH_QBRA_MM = 2398, // MicroMipsDSPInstrInfo.td:446 |
| 2414 | PRECEU_PH_QBR_MM = 2399, // MicroMipsDSPInstrInfo.td:445 |
| 2415 | PRECRQU_S_QB_PH = 2400, // MipsDSPInstrInfo.td:1107 |
| 2416 | PRECRQU_S_QB_PH_MM = 2401, // MicroMipsDSPInstrInfo.td:475 |
| 2417 | PRECRQ_PH_W = 2402, // MipsDSPInstrInfo.td:1105 |
| 2418 | PRECRQ_PH_W_MM = 2403, // MicroMipsDSPInstrInfo.td:473 |
| 2419 | PRECRQ_QB_PH = 2404, // MipsDSPInstrInfo.td:1104 |
| 2420 | PRECRQ_QB_PH_MM = 2405, // MicroMipsDSPInstrInfo.td:474 |
| 2421 | PRECRQ_RS_PH_W = 2406, // MipsDSPInstrInfo.td:1106 |
| 2422 | PRECRQ_RS_PH_W_MM = 2407, // MicroMipsDSPInstrInfo.td:476 |
| 2423 | PRECR_QB_PH = 2408, // MipsDSPInstrInfo.td:1241 |
| 2424 | PRECR_QB_PH_MMR2 = 2409, // MicroMipsDSPInstrInfo.td:566 |
| 2425 | PRECR_SRA_PH_W = 2410, // MipsDSPInstrInfo.td:1242 |
| 2426 | PRECR_SRA_PH_W_MMR2 = 2411, // MicroMipsDSPInstrInfo.td:568 |
| 2427 | PRECR_SRA_R_PH_W = 2412, // MipsDSPInstrInfo.td:1243 |
| 2428 | PRECR_SRA_R_PH_W_MMR2 = 2413, // MicroMipsDSPInstrInfo.td:570 |
| 2429 | PREF = 2414, // MipsInstrInfo.td:2572 |
| 2430 | PREFE = 2415, // MipsEVAInstrInfo.td:200 |
| 2431 | PREFE_MM = 2416, // MicroMipsInstrInfo.td:1042 |
| 2432 | PREFX_MM = 2417, // MicroMipsInstrInfo.td:1066 |
| 2433 | PREF_MM = 2418, // MicroMipsInstrInfo.td:1037 |
| 2434 | PREF_MMR6 = 2419, // MicroMips32r6InstrInfo.td:1335 |
| 2435 | PREF_R6 = 2420, // Mips32r6InstrInfo.td:916 |
| 2436 | PREPEND = 2421, // MipsDSPInstrInfo.td:1252 |
| 2437 | PREPEND_MMR2 = 2422, // MicroMipsDSPInstrInfo.td:572 |
| 2438 | PUL_PS64 = 2423, // MipsInstrFPU.td:512 |
| 2439 | PUU_PS64 = 2424, // MipsInstrFPU.td:515 |
| 2440 | RADDU_W_QB = 2425, // MipsDSPInstrInfo.td:1101 |
| 2441 | RADDU_W_QB_MM = 2426, // MicroMipsDSPInstrInfo.td:488 |
| 2442 | RDDSP = 2427, // MipsDSPInstrInfo.td:1201 |
| 2443 | RDDSP_MM = 2428, // MicroMipsDSPInstrInfo.td:489 |
| 2444 | RDHWR = 2429, // MipsInstrInfo.td:2466 |
| 2445 | RDHWR64 = 2430, // Mips64InstrInfo.td:380 |
| 2446 | RDHWR_MM = 2431, // MicroMipsInstrInfo.td:1101 |
| 2447 | RDHWR_MMR6 = 2432, // MicroMips32r6InstrInfo.td:1354 |
| 2448 | RDPGPR_MMR6 = 2433, // MicroMips32r6InstrInfo.td:1359 |
| 2449 | RECIP_D32 = 2434, // MipsInstrFPU.td:431 |
| 2450 | RECIP_D32_MM = 2435, // MicroMipsInstrFPU.td:269 |
| 2451 | RECIP_D64 = 2436, // MipsInstrFPU.td:436 |
| 2452 | RECIP_D64_MM = 2437, // MicroMipsInstrFPU.td:274 |
| 2453 | RECIP_S = 2438, // MipsInstrFPU.td:429 |
| 2454 | RECIP_S_MM = 2439, // MicroMipsInstrFPU.td:267 |
| 2455 | REPLV_PH = 2440, // MipsDSPInstrInfo.td:1176 |
| 2456 | REPLV_PH_MM = 2441, // MicroMipsDSPInstrInfo.td:492 |
| 2457 | REPLV_QB = 2442, // MipsDSPInstrInfo.td:1175 |
| 2458 | REPLV_QB_MM = 2443, // MicroMipsDSPInstrInfo.td:493 |
| 2459 | REPL_PH = 2444, // MipsDSPInstrInfo.td:1174 |
| 2460 | REPL_PH_MM = 2445, // MicroMipsDSPInstrInfo.td:490 |
| 2461 | REPL_QB = 2446, // MipsDSPInstrInfo.td:1173 |
| 2462 | REPL_QB_MM = 2447, // MicroMipsDSPInstrInfo.td:491 |
| 2463 | RINT_D = 2448, // Mips32r6InstrInfo.td:912 |
| 2464 | RINT_D_MMR6 = 2449, // MicroMips32r6InstrInfo.td:1496 |
| 2465 | RINT_S = 2450, // Mips32r6InstrInfo.td:913 |
| 2466 | RINT_S_MMR6 = 2451, // MicroMips32r6InstrInfo.td:1494 |
| 2467 | ROTR = 2452, // MipsInstrInfo.td:2130 |
| 2468 | ROTRV = 2453, // MipsInstrInfo.td:2133 |
| 2469 | ROTRV_MM = 2454, // MicroMipsInstrInfo.td:780 |
| 2470 | ROTR_MM = 2455, // MicroMipsInstrInfo.td:775 |
| 2471 | ROUND_L_D64 = 2456, // MipsInstrFPU.td:455 |
| 2472 | ROUND_L_D_MMR6 = 2457, // MicroMips32r6InstrInfo.td:1501 |
| 2473 | ROUND_L_S = 2458, // MipsInstrFPU.td:453 |
| 2474 | ROUND_L_S_MMR6 = 2459, // MicroMips32r6InstrInfo.td:1499 |
| 2475 | ROUND_W_D32 = 2460, // MipsInstrFPU.td:169 |
| 2476 | ROUND_W_D64 = 2461, // MipsInstrFPU.td:170 |
| 2477 | ROUND_W_D_MMR6 = 2462, // MicroMips32r6InstrInfo.td:1505 |
| 2478 | ROUND_W_MM = 2463, // MicroMipsInstrFPU.td:95 |
| 2479 | ROUND_W_S = 2464, // MipsInstrFPU.td:403 |
| 2480 | ROUND_W_S_MM = 2465, // MicroMipsInstrFPU.td:87 |
| 2481 | ROUND_W_S_MMR6 = 2466, // MicroMips32r6InstrInfo.td:1503 |
| 2482 | RSQRT_D32 = 2467, // MipsInstrFPU.td:441 |
| 2483 | RSQRT_D32_MM = 2468, // MicroMipsInstrFPU.td:278 |
| 2484 | RSQRT_D64 = 2469, // MipsInstrFPU.td:446 |
| 2485 | RSQRT_D64_MM = 2470, // MicroMipsInstrFPU.td:283 |
| 2486 | RSQRT_S = 2471, // MipsInstrFPU.td:439 |
| 2487 | RSQRT_S_MM = 2472, // MicroMipsInstrFPU.td:276 |
| 2488 | Restore16 = 2473, // Mips16InstrInfo.td:940 |
| 2489 | RestoreX16 = 2474, // Mips16InstrInfo.td:949 |
| 2490 | SAA = 2475, // Mips64InstrInfo.td:619 |
| 2491 | SAAD = 2476, // Mips64InstrInfo.td:620 |
| 2492 | SAT_S_B = 2477, // MipsMSAInstrInfo.td:3303 |
| 2493 | SAT_S_D = 2478, // MipsMSAInstrInfo.td:3306 |
| 2494 | SAT_S_H = 2479, // MipsMSAInstrInfo.td:3304 |
| 2495 | SAT_S_W = 2480, // MipsMSAInstrInfo.td:3305 |
| 2496 | SAT_U_B = 2481, // MipsMSAInstrInfo.td:3308 |
| 2497 | SAT_U_D = 2482, // MipsMSAInstrInfo.td:3311 |
| 2498 | SAT_U_H = 2483, // MipsMSAInstrInfo.td:3309 |
| 2499 | SAT_U_W = 2484, // MipsMSAInstrInfo.td:3310 |
| 2500 | SB = 2485, // MipsInstrInfo.td:2150 |
| 2501 | SB16_MM = 2486, // MicroMipsInstrInfo.td:626 |
| 2502 | SB16_MMR6 = 2487, // MicroMips32r6InstrInfo.td:1336 |
| 2503 | SB64 = 2488, // Mips64InstrInfo.td:207 |
| 2504 | SBE = 2489, // MipsEVAInstrInfo.td:180 |
| 2505 | SBE_MM = 2490, // MicroMipsInstrInfo.td:817 |
| 2506 | SB_MM = 2491, // MicroMipsInstrInfo.td:798 |
| 2507 | SB_MMR6 = 2492, // MicroMips32r6InstrInfo.td:1454 |
| 2508 | SC = 2493, // MipsInstrInfo.td:2259 |
| 2509 | SC64 = 2494, // Mips64InstrInfo.td:260 |
| 2510 | SC64_R6 = 2495, // Mips64r6InstrInfo.td:160 |
| 2511 | SCD = 2496, // Mips64InstrInfo.td:252 |
| 2512 | SCD_R6 = 2497, // Mips64r6InstrInfo.td:151 |
| 2513 | SCE = 2498, // MipsEVAInstrInfo.td:192 |
| 2514 | SCE_MM = 2499, // MicroMipsInstrInfo.td:1031 |
| 2515 | SC_MM = 2500, // MicroMipsInstrInfo.td:1026 |
| 2516 | SC_MMR6 = 2501, // MicroMips32r6InstrInfo.td:1550 |
| 2517 | SC_R6 = 2502, // Mips32r6InstrInfo.td:917 |
| 2518 | SD = 2503, // Mips64InstrInfo.td:219 |
| 2519 | SDBBP = 2504, // MipsInstrInfo.td:2237 |
| 2520 | SDBBP16_MM = 2505, // MicroMipsInstrInfo.td:676 |
| 2521 | SDBBP16_MMR6 = 2506, // MicroMips32r6InstrInfo.td:1480 |
| 2522 | SDBBP_MM = 2507, // MicroMipsInstrInfo.td:1063 |
| 2523 | SDBBP_MMR6 = 2508, // MicroMips32r6InstrInfo.td:1361 |
| 2524 | SDBBP_R6 = 2509, // Mips32r6InstrInfo.td:918 |
| 2525 | SDC1 = 2510, // MipsInstrFPU.td:667 |
| 2526 | SDC164 = 2511, // MipsInstrFPU.td:658 |
| 2527 | SDC1_D64_MMR6 = 2512, // MicroMips32r6InstrInfo.td:1542 |
| 2528 | SDC1_MM_D32 = 2513, // MicroMipsInstrFPU.td:293 |
| 2529 | SDC1_MM_D64 = 2514, // MicroMipsInstrFPU.td:308 |
| 2530 | SDC2 = 2515, // MipsInstrInfo.td:2176 |
| 2531 | SDC2_MMR6 = 2516, // MicroMips32r6InstrInfo.td:1546 |
| 2532 | SDC2_R6 = 2517, // Mips32r6InstrInfo.td:931 |
| 2533 | SDC3 = 2518, // MipsInstrInfo.td:2193 |
| 2534 | SDIV = 2519, // MipsInstrInfo.td:2391 |
| 2535 | SDIV_MM = 2520, // MicroMipsInstrInfo.td:753 |
| 2536 | SDL = 2521, // Mips64InstrInfo.td:241 |
| 2537 | SDR = 2522, // Mips64InstrInfo.td:243 |
| 2538 | SDXC1 = 2523, // MipsInstrFPU.td:682 |
| 2539 | SDXC164 = 2524, // MipsInstrFPU.td:689 |
| 2540 | SEB = 2525, // MipsInstrInfo.td:2405 |
| 2541 | SEB64 = 2526, // Mips64InstrInfo.td:356 |
| 2542 | SEB_MM = 2527, // MicroMipsInstrInfo.td:907 |
| 2543 | SEH = 2528, // MipsInstrInfo.td:2407 |
| 2544 | SEH64 = 2529, // Mips64InstrInfo.td:358 |
| 2545 | SEH_MM = 2530, // MicroMipsInstrInfo.td:909 |
| 2546 | SELEQZ = 2531, // Mips32r6InstrInfo.td:919 |
| 2547 | SELEQZ64 = 2532, // Mips64r6InstrInfo.td:153 |
| 2548 | SELEQZ_D = 2533, // Mips32r6InstrInfo.td:921 |
| 2549 | SELEQZ_D_MMR6 = 2534, // MicroMips32r6InstrInfo.td:1513 |
| 2550 | SELEQZ_MMR6 = 2535, // MicroMips32r6InstrInfo.td:1337 |
| 2551 | SELEQZ_S = 2536, // Mips32r6InstrInfo.td:923 |
| 2552 | SELEQZ_S_MMR6 = 2537, // MicroMips32r6InstrInfo.td:1511 |
| 2553 | SELNEZ = 2538, // Mips32r6InstrInfo.td:920 |
| 2554 | SELNEZ64 = 2539, // Mips64r6InstrInfo.td:154 |
| 2555 | SELNEZ_D = 2540, // Mips32r6InstrInfo.td:925 |
| 2556 | SELNEZ_D_MMR6 = 2541, // MicroMips32r6InstrInfo.td:1517 |
| 2557 | SELNEZ_MMR6 = 2542, // MicroMips32r6InstrInfo.td:1339 |
| 2558 | SELNEZ_S = 2543, // Mips32r6InstrInfo.td:927 |
| 2559 | SELNEZ_S_MMR6 = 2544, // MicroMips32r6InstrInfo.td:1515 |
| 2560 | SEL_D = 2545, // Mips32r6InstrInfo.td:929 |
| 2561 | SEL_D_MMR6 = 2546, // MicroMips32r6InstrInfo.td:1510 |
| 2562 | SEL_S = 2547, // Mips32r6InstrInfo.td:930 |
| 2563 | SEL_S_MMR6 = 2548, // MicroMips32r6InstrInfo.td:1509 |
| 2564 | SEQ = 2549, // Mips64InstrInfo.td:580 |
| 2565 | SEQi = 2550, // Mips64InstrInfo.td:581 |
| 2566 | SH = 2551, // MipsInstrInfo.td:2152 |
| 2567 | SH16_MM = 2552, // MicroMipsInstrInfo.td:629 |
| 2568 | SH16_MMR6 = 2553, // MicroMips32r6InstrInfo.td:1341 |
| 2569 | SH64 = 2554, // Mips64InstrInfo.td:208 |
| 2570 | SHE = 2555, // MipsEVAInstrInfo.td:181 |
| 2571 | SHE_MM = 2556, // MicroMipsInstrInfo.td:819 |
| 2572 | SHF_B = 2557, // MipsMSAInstrInfo.td:3313 |
| 2573 | SHF_H = 2558, // MipsMSAInstrInfo.td:3314 |
| 2574 | SHF_W = 2559, // MipsMSAInstrInfo.td:3315 |
| 2575 | SHILO = 2560, // MipsDSPInstrInfo.td:1198 |
| 2576 | SHILOV = 2561, // MipsDSPInstrInfo.td:1199 |
| 2577 | SHILOV_MM = 2562, // MicroMipsDSPInstrInfo.td:499 |
| 2578 | SHILO_MM = 2563, // MicroMipsDSPInstrInfo.td:498 |
| 2579 | SHLLV_PH = 2564, // MipsDSPInstrInfo.td:1123 |
| 2580 | SHLLV_PH_MM = 2565, // MicroMipsDSPInstrInfo.td:422 |
| 2581 | SHLLV_QB = 2566, // MipsDSPInstrInfo.td:1119 |
| 2582 | SHLLV_QB_MM = 2567, // MicroMipsDSPInstrInfo.td:424 |
| 2583 | SHLLV_S_PH = 2568, // MipsDSPInstrInfo.td:1125 |
| 2584 | SHLLV_S_PH_MM = 2569, // MicroMipsDSPInstrInfo.td:423 |
| 2585 | SHLLV_S_W = 2570, // MipsDSPInstrInfo.td:1131 |
| 2586 | SHLLV_S_W_MM = 2571, // MicroMipsDSPInstrInfo.td:425 |
| 2587 | SHLL_PH = 2572, // MipsDSPInstrInfo.td:1122 |
| 2588 | SHLL_PH_MM = 2573, // MicroMipsDSPInstrInfo.td:419 |
| 2589 | SHLL_QB = 2574, // MipsDSPInstrInfo.td:1118 |
| 2590 | SHLL_QB_MM = 2575, // MicroMipsDSPInstrInfo.td:421 |
| 2591 | SHLL_S_PH = 2576, // MipsDSPInstrInfo.td:1124 |
| 2592 | SHLL_S_PH_MM = 2577, // MicroMipsDSPInstrInfo.td:420 |
| 2593 | SHLL_S_W = 2578, // MipsDSPInstrInfo.td:1130 |
| 2594 | SHLL_S_W_MM = 2579, // MicroMipsDSPInstrInfo.td:426 |
| 2595 | SHRAV_PH = 2580, // MipsDSPInstrInfo.td:1127 |
| 2596 | SHRAV_PH_MM = 2581, // MicroMipsDSPInstrInfo.td:429 |
| 2597 | SHRAV_QB = 2582, // MipsDSPInstrInfo.td:1245 |
| 2598 | SHRAV_QB_MMR2 = 2583, // MicroMipsDSPInstrInfo.td:535 |
| 2599 | SHRAV_R_PH = 2584, // MipsDSPInstrInfo.td:1129 |
| 2600 | SHRAV_R_PH_MM = 2585, // MicroMipsDSPInstrInfo.td:430 |
| 2601 | SHRAV_R_QB = 2586, // MipsDSPInstrInfo.td:1247 |
| 2602 | SHRAV_R_QB_MMR2 = 2587, // MicroMipsDSPInstrInfo.td:536 |
| 2603 | SHRAV_R_W = 2588, // MipsDSPInstrInfo.td:1133 |
| 2604 | SHRAV_R_W_MM = 2589, // MicroMipsDSPInstrInfo.td:431 |
| 2605 | SHRA_PH = 2590, // MipsDSPInstrInfo.td:1126 |
| 2606 | SHRA_PH_MM = 2591, // MicroMipsDSPInstrInfo.td:427 |
| 2607 | SHRA_QB = 2592, // MipsDSPInstrInfo.td:1244 |
| 2608 | SHRA_QB_MMR2 = 2593, // MicroMipsDSPInstrInfo.td:532 |
| 2609 | SHRA_R_PH = 2594, // MipsDSPInstrInfo.td:1128 |
| 2610 | SHRA_R_PH_MM = 2595, // MicroMipsDSPInstrInfo.td:428 |
| 2611 | SHRA_R_QB = 2596, // MipsDSPInstrInfo.td:1246 |
| 2612 | SHRA_R_QB_MMR2 = 2597, // MicroMipsDSPInstrInfo.td:533 |
| 2613 | SHRA_R_W = 2598, // MipsDSPInstrInfo.td:1132 |
| 2614 | SHRA_R_W_MM = 2599, // MicroMipsDSPInstrInfo.td:432 |
| 2615 | SHRLV_PH = 2600, // MipsDSPInstrInfo.td:1249 |
| 2616 | SHRLV_PH_MMR2 = 2601, // MicroMipsDSPInstrInfo.td:546 |
| 2617 | SHRLV_QB = 2602, // MipsDSPInstrInfo.td:1121 |
| 2618 | SHRLV_QB_MM = 2603, // MicroMipsDSPInstrInfo.td:434 |
| 2619 | SHRL_PH = 2604, // MipsDSPInstrInfo.td:1248 |
| 2620 | SHRL_PH_MMR2 = 2605, // MicroMipsDSPInstrInfo.td:545 |
| 2621 | SHRL_QB = 2606, // MipsDSPInstrInfo.td:1120 |
| 2622 | SHRL_QB_MM = 2607, // MicroMipsDSPInstrInfo.td:433 |
| 2623 | SH_MM = 2608, // MicroMipsInstrInfo.td:800 |
| 2624 | SH_MMR6 = 2609, // MicroMips32r6InstrInfo.td:1455 |
| 2625 | SIGRIE = 2610, // Mips32r6InstrInfo.td:933 |
| 2626 | SIGRIE_MMR6 = 2611, // MicroMips32r6InstrInfo.td:1362 |
| 2627 | SLDI_B = 2612, // MipsMSAInstrInfo.td:3322 |
| 2628 | SLDI_D = 2613, // MipsMSAInstrInfo.td:3325 |
| 2629 | SLDI_H = 2614, // MipsMSAInstrInfo.td:3323 |
| 2630 | SLDI_W = 2615, // MipsMSAInstrInfo.td:3324 |
| 2631 | SLD_B = 2616, // MipsMSAInstrInfo.td:3317 |
| 2632 | SLD_D = 2617, // MipsMSAInstrInfo.td:3320 |
| 2633 | SLD_H = 2618, // MipsMSAInstrInfo.td:3318 |
| 2634 | SLD_W = 2619, // MipsMSAInstrInfo.td:3319 |
| 2635 | SLL = 2620, // MipsInstrInfo.td:2116 |
| 2636 | SLL16_MM = 2621, // MicroMipsInstrInfo.td:609 |
| 2637 | SLL16_MMR6 = 2622, // MicroMips32r6InstrInfo.td:1468 |
| 2638 | SLL64_32 = 2623, // Mips64InstrInfo.td:430 |
| 2639 | SLL64_64 = 2624, // Mips64InstrInfo.td:432 |
| 2640 | SLLI_B = 2625, // MipsMSAInstrInfo.td:3332 |
| 2641 | SLLI_D = 2626, // MipsMSAInstrInfo.td:3335 |
| 2642 | SLLI_H = 2627, // MipsMSAInstrInfo.td:3333 |
| 2643 | SLLI_W = 2628, // MipsMSAInstrInfo.td:3334 |
| 2644 | SLLV = 2629, // MipsInstrInfo.td:2122 |
| 2645 | SLLV_MM = 2630, // MicroMipsInstrInfo.td:769 |
| 2646 | SLL_B = 2631, // MipsMSAInstrInfo.td:3327 |
| 2647 | SLL_D = 2632, // MipsMSAInstrInfo.td:3330 |
| 2648 | SLL_H = 2633, // MipsMSAInstrInfo.td:3328 |
| 2649 | SLL_MM = 2634, // MicroMipsInstrInfo.td:763 |
| 2650 | SLL_MMR6 = 2635, // MicroMips32r6InstrInfo.td:1342 |
| 2651 | SLL_W = 2636, // MipsMSAInstrInfo.td:3329 |
| 2652 | SLT = 2637, // MipsInstrInfo.td:2100 |
| 2653 | SLT64 = 2638, // Mips64InstrInfo.td:154 |
| 2654 | SLT_MM = 2639, // MicroMipsInstrInfo.td:737 |
| 2655 | SLTi = 2640, // MipsInstrInfo.td:2077 |
| 2656 | SLTi64 = 2641, // Mips64InstrInfo.td:128 |
| 2657 | SLTi_MM = 2642, // MicroMipsInstrInfo.td:707 |
| 2658 | SLTiu = 2643, // MipsInstrInfo.td:2079 |
| 2659 | SLTiu64 = 2644, // Mips64InstrInfo.td:130 |
| 2660 | SLTiu_MM = 2645, // MicroMipsInstrInfo.td:709 |
| 2661 | SLTu = 2646, // MipsInstrInfo.td:2102 |
| 2662 | SLTu64 = 2647, // Mips64InstrInfo.td:155 |
| 2663 | SLTu_MM = 2648, // MicroMipsInstrInfo.td:739 |
| 2664 | SNE = 2649, // Mips64InstrInfo.td:582 |
| 2665 | SNEi = 2650, // Mips64InstrInfo.td:583 |
| 2666 | SPLATI_B = 2651, // MipsMSAInstrInfo.td:3342 |
| 2667 | SPLATI_D = 2652, // MipsMSAInstrInfo.td:3345 |
| 2668 | SPLATI_H = 2653, // MipsMSAInstrInfo.td:3343 |
| 2669 | SPLATI_W = 2654, // MipsMSAInstrInfo.td:3344 |
| 2670 | SPLAT_B = 2655, // MipsMSAInstrInfo.td:3337 |
| 2671 | SPLAT_D = 2656, // MipsMSAInstrInfo.td:3340 |
| 2672 | SPLAT_H = 2657, // MipsMSAInstrInfo.td:3338 |
| 2673 | SPLAT_W = 2658, // MipsMSAInstrInfo.td:3339 |
| 2674 | SRA = 2659, // MipsInstrInfo.td:2120 |
| 2675 | SRAI_B = 2660, // MipsMSAInstrInfo.td:3352 |
| 2676 | SRAI_D = 2661, // MipsMSAInstrInfo.td:3355 |
| 2677 | SRAI_H = 2662, // MipsMSAInstrInfo.td:3353 |
| 2678 | SRAI_W = 2663, // MipsMSAInstrInfo.td:3354 |
| 2679 | SRARI_B = 2664, // MipsMSAInstrInfo.td:3362 |
| 2680 | SRARI_D = 2665, // MipsMSAInstrInfo.td:3365 |
| 2681 | SRARI_H = 2666, // MipsMSAInstrInfo.td:3363 |
| 2682 | SRARI_W = 2667, // MipsMSAInstrInfo.td:3364 |
| 2683 | SRAR_B = 2668, // MipsMSAInstrInfo.td:3357 |
| 2684 | SRAR_D = 2669, // MipsMSAInstrInfo.td:3360 |
| 2685 | SRAR_H = 2670, // MipsMSAInstrInfo.td:3358 |
| 2686 | SRAR_W = 2671, // MipsMSAInstrInfo.td:3359 |
| 2687 | SRAV = 2672, // MipsInstrInfo.td:2126 |
| 2688 | SRAV_MM = 2673, // MicroMipsInstrInfo.td:773 |
| 2689 | SRA_B = 2674, // MipsMSAInstrInfo.td:3347 |
| 2690 | SRA_D = 2675, // MipsMSAInstrInfo.td:3350 |
| 2691 | SRA_H = 2676, // MipsMSAInstrInfo.td:3348 |
| 2692 | SRA_MM = 2677, // MicroMipsInstrInfo.td:767 |
| 2693 | SRA_W = 2678, // MipsMSAInstrInfo.td:3349 |
| 2694 | SRL = 2679, // MipsInstrInfo.td:2118 |
| 2695 | SRL16_MM = 2680, // MicroMipsInstrInfo.td:611 |
| 2696 | SRL16_MMR6 = 2681, // MicroMips32r6InstrInfo.td:1470 |
| 2697 | SRLI_B = 2682, // MipsMSAInstrInfo.td:3372 |
| 2698 | SRLI_D = 2683, // MipsMSAInstrInfo.td:3375 |
| 2699 | SRLI_H = 2684, // MipsMSAInstrInfo.td:3373 |
| 2700 | SRLI_W = 2685, // MipsMSAInstrInfo.td:3374 |
| 2701 | SRLRI_B = 2686, // MipsMSAInstrInfo.td:3382 |
| 2702 | SRLRI_D = 2687, // MipsMSAInstrInfo.td:3385 |
| 2703 | SRLRI_H = 2688, // MipsMSAInstrInfo.td:3383 |
| 2704 | SRLRI_W = 2689, // MipsMSAInstrInfo.td:3384 |
| 2705 | SRLR_B = 2690, // MipsMSAInstrInfo.td:3377 |
| 2706 | SRLR_D = 2691, // MipsMSAInstrInfo.td:3380 |
| 2707 | SRLR_H = 2692, // MipsMSAInstrInfo.td:3378 |
| 2708 | SRLR_W = 2693, // MipsMSAInstrInfo.td:3379 |
| 2709 | SRLV = 2694, // MipsInstrInfo.td:2124 |
| 2710 | SRLV_MM = 2695, // MicroMipsInstrInfo.td:771 |
| 2711 | SRL_B = 2696, // MipsMSAInstrInfo.td:3367 |
| 2712 | SRL_D = 2697, // MipsMSAInstrInfo.td:3370 |
| 2713 | SRL_H = 2698, // MipsMSAInstrInfo.td:3368 |
| 2714 | SRL_MM = 2699, // MicroMipsInstrInfo.td:765 |
| 2715 | SRL_W = 2700, // MipsMSAInstrInfo.td:3369 |
| 2716 | SSNOP = 2701, // MipsInstrInfo.td:2491 |
| 2717 | SSNOP_MM = 2702, // MicroMipsInstrInfo.td:1047 |
| 2718 | SSNOP_MMR6 = 2703, // MicroMips32r6InstrInfo.td:1356 |
| 2719 | ST_B = 2704, // MipsMSAInstrInfo.td:3387 |
| 2720 | ST_D = 2705, // MipsMSAInstrInfo.td:3390 |
| 2721 | ST_H = 2706, // MipsMSAInstrInfo.td:3388 |
| 2722 | ST_W = 2707, // MipsMSAInstrInfo.td:3389 |
| 2723 | SUB = 2708, // MipsInstrInfo.td:2097 |
| 2724 | SUBQH_PH = 2709, // MipsDSPInstrInfo.td:1221 |
| 2725 | SUBQH_PH_MMR2 = 2710, // MicroMipsDSPInstrInfo.td:547 |
| 2726 | SUBQH_R_PH = 2711, // MipsDSPInstrInfo.td:1222 |
| 2727 | SUBQH_R_PH_MMR2 = 2712, // MicroMipsDSPInstrInfo.td:548 |
| 2728 | SUBQH_R_W = 2713, // MipsDSPInstrInfo.td:1226 |
| 2729 | SUBQH_R_W_MMR2 = 2714, // MicroMipsDSPInstrInfo.td:550 |
| 2730 | SUBQH_W = 2715, // MipsDSPInstrInfo.td:1225 |
| 2731 | SUBQH_W_MMR2 = 2716, // MicroMipsDSPInstrInfo.td:549 |
| 2732 | SUBQ_PH = 2717, // MipsDSPInstrInfo.td:1094 |
| 2733 | SUBQ_PH_MM = 2718, // MicroMipsDSPInstrInfo.td:447 |
| 2734 | SUBQ_S_PH = 2719, // MipsDSPInstrInfo.td:1095 |
| 2735 | SUBQ_S_PH_MM = 2720, // MicroMipsDSPInstrInfo.td:448 |
| 2736 | SUBQ_S_W = 2721, // MipsDSPInstrInfo.td:1097 |
| 2737 | SUBQ_S_W_MM = 2722, // MicroMipsDSPInstrInfo.td:449 |
| 2738 | SUBSUS_U_B = 2723, // MipsMSAInstrInfo.td:3402 |
| 2739 | SUBSUS_U_D = 2724, // MipsMSAInstrInfo.td:3405 |
| 2740 | SUBSUS_U_H = 2725, // MipsMSAInstrInfo.td:3403 |
| 2741 | SUBSUS_U_W = 2726, // MipsMSAInstrInfo.td:3404 |
| 2742 | SUBSUU_S_B = 2727, // MipsMSAInstrInfo.td:3407 |
| 2743 | SUBSUU_S_D = 2728, // MipsMSAInstrInfo.td:3410 |
| 2744 | SUBSUU_S_H = 2729, // MipsMSAInstrInfo.td:3408 |
| 2745 | SUBSUU_S_W = 2730, // MipsMSAInstrInfo.td:3409 |
| 2746 | SUBS_S_B = 2731, // MipsMSAInstrInfo.td:3392 |
| 2747 | SUBS_S_D = 2732, // MipsMSAInstrInfo.td:3395 |
| 2748 | SUBS_S_H = 2733, // MipsMSAInstrInfo.td:3393 |
| 2749 | SUBS_S_W = 2734, // MipsMSAInstrInfo.td:3394 |
| 2750 | SUBS_U_B = 2735, // MipsMSAInstrInfo.td:3397 |
| 2751 | SUBS_U_D = 2736, // MipsMSAInstrInfo.td:3400 |
| 2752 | SUBS_U_H = 2737, // MipsMSAInstrInfo.td:3398 |
| 2753 | SUBS_U_W = 2738, // MipsMSAInstrInfo.td:3399 |
| 2754 | SUBU16_MM = 2739, // MicroMipsInstrInfo.td:615 |
| 2755 | SUBU16_MMR6 = 2740, // MicroMips32r6InstrInfo.td:1482 |
| 2756 | SUBUH_QB = 2741, // MipsDSPInstrInfo.td:1217 |
| 2757 | SUBUH_QB_MMR2 = 2742, // MicroMipsDSPInstrInfo.td:553 |
| 2758 | SUBUH_R_QB = 2743, // MipsDSPInstrInfo.td:1218 |
| 2759 | SUBUH_R_QB_MMR2 = 2744, // MicroMipsDSPInstrInfo.td:554 |
| 2760 | SUBU_MMR6 = 2745, // MicroMips32r6InstrInfo.td:1344 |
| 2761 | SUBU_PH = 2746, // MipsDSPInstrInfo.td:1209 |
| 2762 | SUBU_PH_MMR2 = 2747, // MicroMipsDSPInstrInfo.td:551 |
| 2763 | SUBU_QB = 2748, // MipsDSPInstrInfo.td:1090 |
| 2764 | SUBU_QB_MM = 2749, // MicroMipsDSPInstrInfo.td:450 |
| 2765 | SUBU_S_PH = 2750, // MipsDSPInstrInfo.td:1210 |
| 2766 | SUBU_S_PH_MMR2 = 2751, // MicroMipsDSPInstrInfo.td:552 |
| 2767 | SUBU_S_QB = 2752, // MipsDSPInstrInfo.td:1091 |
| 2768 | SUBU_S_QB_MM = 2753, // MicroMipsDSPInstrInfo.td:451 |
| 2769 | SUBVI_B = 2754, // MipsMSAInstrInfo.td:3417 |
| 2770 | SUBVI_D = 2755, // MipsMSAInstrInfo.td:3420 |
| 2771 | SUBVI_H = 2756, // MipsMSAInstrInfo.td:3418 |
| 2772 | SUBVI_W = 2757, // MipsMSAInstrInfo.td:3419 |
| 2773 | SUBV_B = 2758, // MipsMSAInstrInfo.td:3412 |
| 2774 | SUBV_D = 2759, // MipsMSAInstrInfo.td:3415 |
| 2775 | SUBV_H = 2760, // MipsMSAInstrInfo.td:3413 |
| 2776 | SUBV_W = 2761, // MipsMSAInstrInfo.td:3414 |
| 2777 | SUB_MM = 2762, // MicroMipsInstrInfo.td:735 |
| 2778 | SUB_MMR6 = 2763, // MicroMips32r6InstrInfo.td:1343 |
| 2779 | SUBu = 2764, // MipsInstrInfo.td:2088 |
| 2780 | SUBu_MM = 2765, // MicroMipsInstrInfo.td:728 |
| 2781 | SUXC1 = 2766, // MipsInstrFPU.td:698 |
| 2782 | SUXC164 = 2767, // MipsInstrFPU.td:706 |
| 2783 | SUXC1_MM = 2768, // MicroMipsInstrFPU.td:53 |
| 2784 | SW = 2769, // MipsInstrInfo.td:2154 |
| 2785 | SW16_MM = 2770, // MicroMipsInstrInfo.td:632 |
| 2786 | SW16_MMR6 = 2771, // MicroMips32r6InstrInfo.td:1345 |
| 2787 | SW64 = 2772, // Mips64InstrInfo.td:210 |
| 2788 | SWC1 = 2773, // MipsInstrFPU.td:649 |
| 2789 | SWC1_MM = 2774, // MicroMipsInstrFPU.td:299 |
| 2790 | SWC2 = 2775, // MipsInstrInfo.td:2172 |
| 2791 | SWC2_MMR6 = 2776, // MicroMips32r6InstrInfo.td:1548 |
| 2792 | SWC2_R6 = 2777, // Mips32r6InstrInfo.td:932 |
| 2793 | SWC3 = 2778, // MipsInstrInfo.td:2185 |
| 2794 | SWDSP = 2779, // MipsDSPInstrInfo.td:1268 |
| 2795 | SWDSP_MM = 2780, // MicroMipsDSPInstrInfo.td:394 |
| 2796 | SWE = 2781, // MipsEVAInstrInfo.td:182 |
| 2797 | SWE_MM = 2782, // MicroMipsInstrInfo.td:821 |
| 2798 | SWL = 2783, // MipsInstrInfo.td:2164 |
| 2799 | SWL64 = 2784, // Mips64InstrInfo.td:231 |
| 2800 | SWLE = 2785, // MipsEVAInstrInfo.td:187 |
| 2801 | SWLE_MM = 2786, // MicroMipsInstrInfo.td:829 |
| 2802 | SWL_MM = 2787, // MicroMipsInstrInfo.td:845 |
| 2803 | SWM16_MM = 2788, // MicroMipsInstrInfo.td:685 |
| 2804 | SWM16_MMR6 = 2789, // MicroMips32r6InstrInfo.td:1346 |
| 2805 | SWM32_MM = 2790, // MicroMipsInstrInfo.td:851 |
| 2806 | SWP_MM = 2791, // MicroMipsInstrInfo.td:855 |
| 2807 | SWR = 2792, // MipsInstrInfo.td:2166 |
| 2808 | SWR64 = 2793, // Mips64InstrInfo.td:233 |
| 2809 | SWRE = 2794, // MipsEVAInstrInfo.td:188 |
| 2810 | SWRE_MM = 2795, // MicroMipsInstrInfo.td:832 |
| 2811 | SWR_MM = 2796, // MicroMipsInstrInfo.td:847 |
| 2812 | SWSP_MM = 2797, // MicroMipsInstrInfo.td:639 |
| 2813 | SWSP_MMR6 = 2798, // MicroMips32r6InstrInfo.td:1347 |
| 2814 | SWXC1 = 2799, // MipsInstrFPU.td:676 |
| 2815 | SWXC1_MM = 2800, // MicroMipsInstrFPU.td:48 |
| 2816 | SW_MM = 2801, // MicroMipsInstrInfo.td:802 |
| 2817 | SW_MMR6 = 2802, // MicroMips32r6InstrInfo.td:1367 |
| 2818 | SYNC = 2803, // MipsInstrInfo.td:2199 |
| 2819 | SYNCI = 2804, // MipsInstrInfo.td:2200 |
| 2820 | SYNCI_MM = 2805, // MicroMipsInstrInfo.td:980 |
| 2821 | SYNCI_MMR6 = 2806, // MicroMips32r6InstrInfo.td:1358 |
| 2822 | SYNC_MM = 2807, // MicroMipsInstrInfo.td:978 |
| 2823 | SYNC_MMR6 = 2808, // MicroMips32r6InstrInfo.td:1357 |
| 2824 | SYSCALL = 2809, // MipsInstrInfo.td:2234 |
| 2825 | SYSCALL_MM = 2810, // MicroMipsInstrInfo.td:983 |
| 2826 | Save16 = 2811, // Mips16InstrInfo.td:964 |
| 2827 | SaveX16 = 2812, // Mips16InstrInfo.td:972 |
| 2828 | SbRxRyOffMemX16 = 2813, // Mips16InstrInfo.td:985 |
| 2829 | SebRx16 = 2814, // Mips16InstrInfo.td:993 |
| 2830 | SehRx16 = 2815, // Mips16InstrInfo.td:1001 |
| 2831 | ShRxRyOffMemX16 = 2816, // Mips16InstrInfo.td:1124 |
| 2832 | SllX16 = 2817, // Mips16InstrInfo.td:1132 |
| 2833 | SllvRxRy16 = 2818, // Mips16InstrInfo.td:1139 |
| 2834 | SltRxRy16 = 2819, // Mips16InstrInfo.td:1192 |
| 2835 | SltiRxImm16 = 2820, // Mips16InstrInfo.td:1146 |
| 2836 | SltiRxImmX16 = 2821, // Mips16InstrInfo.td:1156 |
| 2837 | SltiuRxImm16 = 2822, // Mips16InstrInfo.td:1167 |
| 2838 | SltiuRxImmX16 = 2823, // Mips16InstrInfo.td:1177 |
| 2839 | SltuRxRy16 = 2824, // Mips16InstrInfo.td:1202 |
| 2840 | SraX16 = 2825, // Mips16InstrInfo.td:1228 |
| 2841 | SravRxRy16 = 2826, // Mips16InstrInfo.td:1219 |
| 2842 | SrlX16 = 2827, // Mips16InstrInfo.td:1246 |
| 2843 | SrlvRxRy16 = 2828, // Mips16InstrInfo.td:1237 |
| 2844 | SubuRxRyRz16 = 2829, // Mips16InstrInfo.td:1253 |
| 2845 | SwRxRyOffMemX16 = 2830, // Mips16InstrInfo.td:1261 |
| 2846 | SwRxSpImmX16 = 2831, // Mips16InstrInfo.td:1269 |
| 2847 | TEQ = 2832, // MipsInstrInfo.td:2205 |
| 2848 | TEQI = 2833, // MipsInstrInfo.td:2218 |
| 2849 | TEQI_MM = 2834, // MicroMipsInstrInfo.td:1010 |
| 2850 | TEQ_MM = 2835, // MicroMipsInstrInfo.td:997 |
| 2851 | TGE = 2836, // MipsInstrInfo.td:2207 |
| 2852 | TGEI = 2837, // MipsInstrInfo.td:2220 |
| 2853 | TGEIU = 2838, // MipsInstrInfo.td:2222 |
| 2854 | TGEIU_MM = 2839, // MicroMipsInstrInfo.td:1014 |
| 2855 | TGEI_MM = 2840, // MicroMipsInstrInfo.td:1012 |
| 2856 | TGEU = 2841, // MipsInstrInfo.td:2209 |
| 2857 | TGEU_MM = 2842, // MicroMipsInstrInfo.td:1001 |
| 2858 | TGE_MM = 2843, // MicroMipsInstrInfo.td:999 |
| 2859 | TLBGINV = 2844, // MipsInstrInfo.td:2688 |
| 2860 | TLBGINVF = 2845, // MipsInstrInfo.td:2690 |
| 2861 | TLBGINVF_MM = 2846, // MicroMipsInstrInfo.td:1122 |
| 2862 | TLBGINV_MM = 2847, // MicroMipsInstrInfo.td:1120 |
| 2863 | TLBGP = 2848, // MipsInstrInfo.td:2692 |
| 2864 | TLBGP_MM = 2849, // MicroMipsInstrInfo.td:1124 |
| 2865 | TLBGR = 2850, // MipsInstrInfo.td:2694 |
| 2866 | TLBGR_MM = 2851, // MicroMipsInstrInfo.td:1126 |
| 2867 | TLBGWI = 2852, // MipsInstrInfo.td:2696 |
| 2868 | TLBGWI_MM = 2853, // MicroMipsInstrInfo.td:1128 |
| 2869 | TLBGWR = 2854, // MipsInstrInfo.td:2698 |
| 2870 | TLBGWR_MM = 2855, // MicroMipsInstrInfo.td:1130 |
| 2871 | TLBINV = 2856, // MipsEVAInstrInfo.td:195 |
| 2872 | TLBINVF = 2857, // MipsEVAInstrInfo.td:196 |
| 2873 | TLBINVF_MMR6 = 2858, // MicroMips32r6InstrInfo.td:1525 |
| 2874 | TLBINV_MMR6 = 2859, // MicroMips32r6InstrInfo.td:1523 |
| 2875 | TLBP = 2860, // MipsInstrInfo.td:2557 |
| 2876 | TLBP_MM = 2861, // MicroMipsInstrInfo.td:1054 |
| 2877 | TLBR = 2862, // MipsInstrInfo.td:2558 |
| 2878 | TLBR_MM = 2863, // MicroMipsInstrInfo.td:1056 |
| 2879 | TLBWI = 2864, // MipsInstrInfo.td:2559 |
| 2880 | TLBWI_MM = 2865, // MicroMipsInstrInfo.td:1058 |
| 2881 | TLBWR = 2866, // MipsInstrInfo.td:2560 |
| 2882 | TLBWR_MM = 2867, // MicroMipsInstrInfo.td:1060 |
| 2883 | TLT = 2868, // MipsInstrInfo.td:2211 |
| 2884 | TLTI = 2869, // MipsInstrInfo.td:2224 |
| 2885 | TLTIU_MM = 2870, // MicroMipsInstrInfo.td:1018 |
| 2886 | TLTI_MM = 2871, // MicroMipsInstrInfo.td:1016 |
| 2887 | TLTU = 2872, // MipsInstrInfo.td:2213 |
| 2888 | TLTU_MM = 2873, // MicroMipsInstrInfo.td:1005 |
| 2889 | TLT_MM = 2874, // MicroMipsInstrInfo.td:1003 |
| 2890 | TNE = 2875, // MipsInstrInfo.td:2215 |
| 2891 | TNEI = 2876, // MipsInstrInfo.td:2228 |
| 2892 | TNEI_MM = 2877, // MicroMipsInstrInfo.td:1020 |
| 2893 | TNE_MM = 2878, // MicroMipsInstrInfo.td:1007 |
| 2894 | TRUNC_L_D64 = 2879, // MipsInstrFPU.td:459 |
| 2895 | TRUNC_L_D_MMR6 = 2880, // MicroMips32r6InstrInfo.td:1447 |
| 2896 | TRUNC_L_S = 2881, // MipsInstrFPU.td:457 |
| 2897 | TRUNC_L_S_MMR6 = 2882, // MicroMips32r6InstrInfo.td:1445 |
| 2898 | TRUNC_W_D32 = 2883, // MipsInstrFPU.td:169 |
| 2899 | TRUNC_W_D64 = 2884, // MipsInstrFPU.td:170 |
| 2900 | TRUNC_W_D_MMR6 = 2885, // MicroMips32r6InstrInfo.td:1451 |
| 2901 | TRUNC_W_MM = 2886, // MicroMipsInstrFPU.td:98 |
| 2902 | TRUNC_W_S = 2887, // MipsInstrFPU.td:407 |
| 2903 | TRUNC_W_S_MM = 2888, // MicroMipsInstrFPU.td:233 |
| 2904 | TRUNC_W_S_MMR6 = 2889, // MicroMips32r6InstrInfo.td:1449 |
| 2905 | TTLTIU = 2890, // MipsInstrInfo.td:2226 |
| 2906 | UDIV = 2891, // MipsInstrInfo.td:2393 |
| 2907 | UDIV_MM = 2892, // MicroMipsInstrInfo.td:755 |
| 2908 | V3MULU = 2893, // Mips64InstrInfo.td:586 |
| 2909 | VMM0 = 2894, // Mips64InstrInfo.td:592 |
| 2910 | VMULU = 2895, // Mips64InstrInfo.td:598 |
| 2911 | VSHF_B = 2896, // MipsMSAInstrInfo.td:3422 |
| 2912 | VSHF_D = 2897, // MipsMSAInstrInfo.td:3425 |
| 2913 | VSHF_H = 2898, // MipsMSAInstrInfo.td:3423 |
| 2914 | VSHF_W = 2899, // MipsMSAInstrInfo.td:3424 |
| 2915 | WAIT = 2900, // MipsInstrInfo.td:2250 |
| 2916 | WAIT_MM = 2901, // MicroMipsInstrInfo.td:985 |
| 2917 | WAIT_MMR6 = 2902, // MicroMips32r6InstrInfo.td:1355 |
| 2918 | WRDSP = 2903, // MipsDSPInstrInfo.td:1203 |
| 2919 | WRDSP_MM = 2904, // MicroMipsDSPInstrInfo.td:500 |
| 2920 | WRPGPR_MMR6 = 2905, // MicroMips32r6InstrInfo.td:1348 |
| 2921 | WSBH = 2906, // MipsInstrInfo.td:2417 |
| 2922 | WSBH_MM = 2907, // MicroMipsInstrInfo.td:913 |
| 2923 | WSBH_MMR6 = 2908, // MicroMips32r6InstrInfo.td:1350 |
| 2924 | XOR = 2909, // MipsInstrInfo.td:2108 |
| 2925 | XOR16_MM = 2910, // MicroMipsInstrInfo.td:617 |
| 2926 | XOR16_MMR6 = 2911, // MicroMips32r6InstrInfo.td:1484 |
| 2927 | XOR64 = 2912, // Mips64InstrInfo.td:160 |
| 2928 | XORI_B = 2913, // MipsMSAInstrInfo.td:3441 |
| 2929 | XORI_MMR6 = 2914, // MicroMips32r6InstrInfo.td:1365 |
| 2930 | XOR_MM = 2915, // MicroMipsInstrInfo.td:745 |
| 2931 | XOR_MMR6 = 2916, // MicroMips32r6InstrInfo.td:1364 |
| 2932 | XOR_V = 2917, // MipsMSAInstrInfo.td:3427 |
| 2933 | XORi = 2918, // MipsInstrInfo.td:2072 |
| 2934 | XORi64 = 2919, // Mips64InstrInfo.td:136 |
| 2935 | XORi_MM = 2920, // MicroMipsInstrInfo.td:716 |
| 2936 | XorRxRxRy16 = 2921, // Mips16InstrInfo.td:1277 |
| 2937 | YIELD = 2922, // MipsMTInstrInfo.td:102 |
| 2938 | INSTRUCTION_LIST_END = 2923 |
| 2939 | }; |
| 2940 | enum RegClassByHwModeUses : uint16_t { |
| 2941 | mips_ptr_rc, |
| 2942 | ptr_gp_rc, |
| 2943 | ptr_gpr16mm_rc, |
| 2944 | ptr_sp_rc, |
| 2945 | }; |
| 2946 | |
| 2947 | } // namespace llvm::Mips |
| 2948 | |
| 2949 | #endif // GET_INSTRINFO_ENUM |
| 2950 | |
| 2951 | #ifdef GET_INSTRINFO_SCHED_ENUM |
| 2952 | #undef GET_INSTRINFO_SCHED_ENUM |
| 2953 | |
| 2954 | namespace llvm::Mips::Sched { |
| 2955 | |
| 2956 | enum { |
| 2957 | NoInstrModel = 0, |
| 2958 | SB_SD_SH_SW_SDC1_SDC164_SWC1_SWC2_R6_SDC2_R6_SDC3 = 1, |
| 2959 | SC_R6_SCD_R6_SYNCI_TLBP_TLBR_TLBWI_TLBWR_TLBINV_TLBINVF_CACHE_R6_SC64_R6 = 2, |
| 2960 | LB_LBu_LBu64_LD_LH_LHu_LHu64_LW_LWu_LDC1_LDC164_LWC1_LDC2_R6_LDC3_LWC2_R6_LLD_R6_LL_R6_LWPC_LWUPC_LDPC_ST_B_ST_H_ST_W_ST_D_LB64_LH64_LW64_LWL64_LWR64_SB64_SH64_SW64_SWL64_SWR64_LL64_R6 = 3, |
| 2961 | PREF_PREF_R6_PAUSE = 4, |
| 2962 | SYNC = 5, |
| 2963 | J_JAL_JALR_B_BEQ_BNE_BGEZ_BGTZ_BLEZ_BLTZ_JALR64_JALR64Pseudo_JIALC_JIALC64_JIC_JIC64_JR64_JR_HB_R6_JR_HB64_R6_NAL_SDBBP_R6_SYSCALL_BEQC64_BEQZC64_BGEC64_BGEUC64_BGTZC64_BLEZC64_BLTC64_BLTUC64_BNEC64_BNEZC64_PseudoIndirectBranchR6_BC_BALC_BEQZC_BNEZC_BLEZC_BGEZC_BGTZC_BLTZC_BEQZALC_BNEZALC_BLEZALC_BGEZALC_BGTZALC_BLTZALC_BEQC_BNEC_BGEC_BLTC_BGEUC_BLTUC_BAL_BOVC_BNVC_BC1EQZ_BC1NEZ_BREAK_ERET_ERETNC_BAL_BR_DERET_JALRHBPseudo_JALRPseudo_JALR_HB_JALR_HB64_TAILCALL_PseudoIndirectBranch64R6_TAILCALL64R6REG_TAILCALLR6REG_PseudoIndrectHazardBranch64R6_PseudoIndrectHazardBranchR6_TAILCALLHB64R6REG_TAILCALLHBR6REG_PseudoReturn_PseudoReturn64_ERet_RetRA_BC2EQZ_BC2NEZ_TLT_TLTU_TNE_WAIT_DI_TRAP_EI_BEQ64_BGEZ64_BGEZC64_BGTZ64_BLEZ64_BLTZ64_BLTZC64_BNE64_JALRHB64Pseudo = 6, |
| 2964 | ADD_ADDiu_ADDIUPC_ADDu_ALIGN_ALUIPC_AND_ANDi_AUI_AUIPC_BITSWAP_CFC1_CLO_R6_CLZ_R6_CTC1_DADD_DADDiu_DADDu_DAHI_DALIGN_DATI_DAUI_DBITSWAP_DCLO_R6_DCLZ_R6_DEXT_DEXT64_32_DEXTM_DEXTU_DINS_DINSM_DINSU_DLSA_R6_DMFC1_DMTC1_DROTR_DROTR32_DROTRV_DSBH_DSHD_DSLL_DSLL32_DSLLV_DSRA_DSRA32_DSRAV_DSRL_DSRL32_DSRLV_DSUB_DSUBu_EXT_INS_LSA_LSA_R6_LUi_MFC1_MFC1_D64_MFC0_MFC2_MTC0_MTC2_MFHC1_D32_MFHC1_D64_MTC1_MTC1_D64_MTHC1_D32_MTHC1_D64_NOP_NOR_OR_ORi_ROTR_ROTRV_SEB_SEB64_SEH_SEH64_SELEQZ_SELEQZ64_SELNEZ_SELNEZ64_SLL_SLLV_SLT_SLTi_SLTiu_SLTu_SRA_SRAV_SRL_SRLV_SSNOP_SUB_SUBu_WSBH_XOR_XORi_SLT64_SLTu64_AND64_OR64_XOR64_NOR64_SLTi64_SLTiu64_ANDi64_ORi64_XORi64_LUi64_DSLL64_32_SLL64_32_SLL64_64_LONG_BRANCH_LUi2Op_64_LONG_BRANCH_DADDiu2Op_LONG_BRANCH_DADDiu_DLSA_TEQ_TGE_TGEU_COPY_BuildPairF64_BuildPairF64_64_ExtractElementF64_ExtractElementF64_64_SELNEZ_D_SELNEZ_S_SELEQZ_D_SELEQZ_S_SEL_D_SEL_S_EHB_RDHWR_RDHWR64_EVP_DVP_DMFC0_DMFC2_DMTC0_DMTC2 = 7, |
| 2965 | MUL_R6_MULU_MUH_MUHU_DMUL_R6_DMUH_DMULU_DMUHU = 8, |
| 2966 | DIV_DIVU_MOD_MODU_DDIV_DMOD_DDIVU_DMODU = 9, |
| 2967 | MOD_S_B_MOD_S_D_MOD_S_H_MOD_S_W_MOD_U_B_MOD_U_D_MOD_U_H_MOD_U_W = 10, |
| 2968 | FABS_S_FNEG_S_FMOV_S_FMOV_D32_FMOV_D64_FNEG_D32_FNEG_D64_CLASS_S_CLASS_D = 11, |
| 2969 | FADD_S_FSUB_S_FSUB_D32_FSUB_D64 = 12, |
| 2970 | FMUL_S_FMUL_D32_FMUL_D64 = 13, |
| 2971 | FDIV_S_FSQRT_S_FDIV_D32_FDIV_D64_FSQRT_D_FSQRT_D32_FSQRT_D64_FSQRT_W_RECIP_S_RECIP_D32_RECIP_D64_FRSQRT_D_FRSQRT_W_RSQRT_S_RSQRT_D32_RSQRT_D64_FRCP_D_FRCP_W = 14, |
| 2972 | DIV_S_B_DIV_S_D_DIV_S_H_DIV_S_W = 15, |
| 2973 | DIV_U_B_DIV_U_D_DIV_U_H_DIV_U_W = 16, |
| 2974 | ADDV_B_ADDV_H_ADDV_W_ADDV_D_ADDVI_B_ADDVI_H_ADDVI_W_ADDVI_D_SUBV_B_SUBV_H_SUBV_W_SUBV_D_SUBVI_B_SUBVI_H_SUBVI_W_SUBVI_D = 17, |
| 2975 | ASUB_S_B_ASUB_S_D_ASUB_S_H_ASUB_S_W = 18, |
| 2976 | ASUB_U_B_ASUB_U_D_ASUB_U_H_ASUB_U_W = 19, |
| 2977 | SUBSUS_U_B_SUBSUS_U_D_SUBSUS_U_H_SUBSUS_U_W = 20, |
| 2978 | MAX_D_MAX_S_MAXA_D_MAXA_S_MIN_D_MIN_S_MINA_D_MINA_S = 21, |
| 2979 | ADD_A_B_ADD_A_H_ADD_A_W_ADD_A_D_ADDS_A_B_ADDS_A_H_ADDS_A_W_ADDS_A_D_ADDS_S_B_ADDS_S_H_ADDS_S_W_ADDS_S_D_ADDS_U_B_ADDS_U_H_ADDS_U_W_ADDS_U_D_HADD_S_H_HADD_S_W_HADD_S_D_HADD_U_H_HADD_U_W_HADD_U_D_SUBS_S_B_SUBS_S_H_SUBS_S_W_SUBS_S_D_SUBS_U_B_SUBS_U_H_SUBS_U_W_SUBS_U_D_SUBSUU_S_B_SUBSUU_S_H_SUBSUU_S_W_SUBSUU_S_D_HSUB_S_H_HSUB_S_W_HSUB_S_D_HSUB_U_H_HSUB_U_W_HSUB_U_D_AVE_S_B_AVE_S_H_AVE_S_W_AVE_S_D_AVE_U_B_AVE_U_H_AVE_U_W_AVE_U_D_AVER_S_B_AVER_S_H_AVER_S_W_AVER_S_D_AVER_U_B_AVER_U_H_AVER_U_W_AVER_U_D_MIN_A_B_MIN_A_H_MIN_A_W_MIN_A_D_MIN_S_B_MIN_S_H_MIN_S_W_MIN_S_D_MIN_U_B_MIN_U_H_MIN_U_W_MIN_U_D_MINI_S_B_MINI_S_H_MINI_S_W_MINI_S_D_MINI_U_B_MINI_U_H_MINI_U_W_MINI_U_D_MAX_A_B_MAX_A_H_MAX_A_W_MAX_A_D_MAX_S_B_MAX_S_H_MAX_S_W_MAX_S_D_MAX_U_B_MAX_U_H_MAX_U_W_MAX_U_D_MAXI_S_B_MAXI_S_H_MAXI_S_W_MAXI_S_D_MAXI_U_B_MAXI_U_H_MAXI_U_W_MAXI_U_D_CEQ_B_CEQ_H_CEQ_W_CEQ_D_CEQI_B_CEQI_H_CEQI_W_CEQI_D_CLE_S_B_CLE_S_H_CLE_S_W_CLE_S_D_CLE_U_B_CLE_U_H_CLE_U_W_CLE_U_D_CLEI_S_B_CLEI_S_H_CLEI_S_W_CLEI_S_D_CLEI_U_B_CLEI_U_H_CLEI_U_W_CLEI_U_D_CLT_S_B_CLT_S_H_CLT_S_W_CLT_S_D_CLT_U_B_CLT_U_H_CLT_U_W_CLT_U_D_CLTI_S_B_CLTI_S_H_CLTI_S_W_CLTI_S_D_CLTI_U_B_CLTI_U_H_CLTI_U_W_CLTI_U_D = 22, |
| 2980 | SAT_S_B_SAT_S_H_SAT_S_W_SAT_S_D_SAT_U_B_SAT_U_H_SAT_U_W_SAT_U_D_PCNT_B_PCNT_H_PCNT_W_PCNT_D = 23, |
| 2981 | SLL_B_SLL_H_SLL_W_SLL_D_SLLI_B_SLLI_H_SLLI_W_SLLI_D_SRA_B_SRA_H_SRA_W_SRA_D_SRAI_B_SRAI_H_SRAI_W_SRAI_D_SRAR_B_SRAR_H_SRAR_W_SRAR_D_SRARI_B_SRARI_H_SRARI_W_SRARI_D_SRL_B_SRL_H_SRL_W_SRL_D_SRLI_B_SRLI_H_SRLI_W_SRLI_D_SRLR_B_SRLR_H_SRLR_W_SRLR_D_SRLRI_B_SRLRI_H_SRLRI_W_SRLRI_D_NLOC_B_NLOC_H_NLOC_W_NLOC_D_NLZC_B_NLZC_H_NLZC_W_NLZC_D_BNEG_B_BNEG_H_BNEG_W_BNEG_D_BNEGI_B_BNEGI_H_BNEGI_W_BNEGI_D_BCLR_B_BCLR_H_BCLR_W_BCLR_D_BCLRI_B_BCLRI_H_BCLRI_W_BCLRI_D_SHF_B_SHF_H_SHF_W = 24, |
| 2982 | AND_V_ANDI_B_OR_V_ORI_B_XOR_V_XORI_B_NOR_V_NORI_B = 25, |
| 2983 | NOR_V_D_PSEUDO_NOR_V_H_PSEUDO_NOR_V_W_PSEUDO = 26, |
| 2984 | OR_V_D_PSEUDO_OR_V_H_PSEUDO_OR_V_W_PSEUDO = 27, |
| 2985 | XOR_V_D_PSEUDO_XOR_V_H_PSEUDO_XOR_V_W_PSEUDO = 28, |
| 2986 | AND_V_D_PSEUDO_AND_V_H_PSEUDO_AND_V_W_PSEUDO = 29, |
| 2987 | ILVEV_B_ILVEV_D_ILVEV_H_ILVEV_W = 30, |
| 2988 | ILVL_B_ILVL_D_ILVL_H_ILVL_W = 31, |
| 2989 | ILVOD_B_ILVOD_D_ILVOD_H_ILVOD_W = 32, |
| 2990 | ILVR_B_ILVR_D_ILVR_H_ILVR_W = 33, |
| 2991 | PCKEV_B_PCKEV_D_PCKEV_H_PCKEV_W = 34, |
| 2992 | PCKOD_B_PCKOD_D_PCKOD_H_PCKOD_W = 35, |
| 2993 | FILL_B_FILL_D_FILL_H_FILL_W = 36, |
| 2994 | FILL_FD_PSEUDO_FILL_FW_PSEUDO = 37, |
| 2995 | INSERT_FD_PSEUDO_INSERT_FW_PSEUDO = 38, |
| 2996 | SPLAT_B_SPLAT_D_SPLAT_H_SPLAT_W = 39, |
| 2997 | SPLATI_B_SPLATI_D_SPLATI_H_SPLATI_W = 40, |
| 2998 | CTCMSA_CFCMSA_COPY_S_B_COPY_S_H_COPY_S_W_COPY_S_D_COPY_U_B_COPY_U_H_COPY_U_W_BNZ_B_BNZ_H_BNZ_W_BNZ_D_BNZ_V_BZ_B_BZ_H_BZ_W_BZ_D_BZ_V = 41, |
| 2999 | LD_B_LD_H_LD_W_LD_D = 42, |
| 3000 | LDI_B_LDI_H_LDI_W_LDI_D_MOVE_V = 43, |
| 3001 | FCAF_W_FCAF_D_FCUN_W_FCUN_D_FCOR_W_FCOR_D_FCEQ_W_FCEQ_D_FCUNE_W_FCUNE_D_FCUEQ_W_FCUEQ_D_FCNE_W_FCNE_D_FCLT_W_FCLT_D_FCULT_W_FCULT_D_FCLE_W_FCLE_D_FCULE_W_FCULE_D_FSAF_W_FSAF_D_FSUN_W_FSUN_D_FSOR_W_FSOR_D_FSEQ_W_FSEQ_D_FSUNE_W_FSUNE_D_FSUEQ_W_FSUEQ_D_FSNE_W_FSNE_D_FSLT_W_FSLT_D_FSULT_W_FSULT_D_FSLE_W_FSLE_D_FSULE_W_FSULE_D = 44, |
| 3002 | FMAX_W_FMAX_D_FMAX_A_W_FMAX_A_D_FMIN_W_FMIN_D_FMIN_A_W_FMIN_A_D_FCLASS_W_FCLASS_D_FABS_D_FABS_W_FABS_D32_FABS_D64 = 45, |
| 3003 | CMP_UN_D_CMP_UN_S = 46, |
| 3004 | CMP_UEQ_D_CMP_UEQ_S = 47, |
| 3005 | CMP_EQ_D_CMP_EQ_S = 48, |
| 3006 | CMP_LT_D_CMP_LT_S = 49, |
| 3007 | CMP_ULT_D_CMP_ULT_S = 50, |
| 3008 | CMP_LE_D_CMP_LE_S = 51, |
| 3009 | CMP_ULE_D_CMP_ULE_S = 52, |
| 3010 | CMP_F_D_CMP_F_S = 53, |
| 3011 | CMP_SAF_D_CMP_SAF_S = 54, |
| 3012 | CMP_SEQ_D_CMP_SEQ_S = 55, |
| 3013 | CMP_SLE_D_CMP_SLE_S = 56, |
| 3014 | CMP_SLT_D_CMP_SLT_S = 57, |
| 3015 | CMP_SUEQ_D_CMP_SUEQ_S = 58, |
| 3016 | CMP_SULE_D_CMP_SULE_S = 59, |
| 3017 | CMP_SULT_D_CMP_SULT_S = 60, |
| 3018 | CMP_SUN_D_CMP_SUN_S = 61, |
| 3019 | TRUNC_W_S_TRUNC_L_S_TRUNC_L_D64_TRUNC_W_D32_TRUNC_W_D64_PseudoTRUNC_W_D_PseudoTRUNC_W_D32_PseudoTRUNC_W_S_ROUND_W_S_ROUND_L_S_ROUND_L_D64_FLOOR_W_S_FLOOR_L_S_FLOOR_L_D64_CVT_D32_S_CVT_D32_W_CVT_D64_W_CVT_D64_S_CVT_D64_L_CVT_L_S_CVT_L_D64_CVT_S_W_CVT_S_D32_CVT_S_PU64_CVT_S_PL64_CVT_S_L_CVT_S_D64_CVT_W_S_CEIL_W_S_CEIL_L_S_CEIL_L_D64_FLOOR_W_D32_FLOOR_W_D64_CVT_W_D64_CVT_W_D32_RINT_D_RINT_S_ROUND_W_D32_ROUND_W_D64_CEIL_W_D32_CEIL_W_D64 = 62, |
| 3020 | BMZ_V_BMZI_B_BMNZ_V_BMNZI_B_INSERT_B_INSERT_H_INSERT_W_INSERT_D_INSVE_B_INSVE_H_INSVE_W_INSVE_D = 63, |
| 3021 | BSELI_B_BSEL_V = 64, |
| 3022 | BSEL_D_PSEUDO_BSEL_FD_PSEUDO_BSEL_FW_PSEUDO_BSEL_H_PSEUDO_BSEL_W_PSEUDO = 65, |
| 3023 | BINSL_B_BINSL_H_BINSL_W_BINSL_D_BINSLI_B_BINSLI_H_BINSLI_W_BINSLI_D_BINSR_B_BINSR_H_BINSR_W_BINSR_D_BINSRI_B_BINSRI_H_BINSRI_W_BINSRI_D_VSHF_B_VSHF_H_VSHF_W_VSHF_D_SLD_B_SLD_H_SLD_W_SLD_D_SLDI_B_SLDI_H_SLDI_W_SLDI_D_BSET_B_BSET_H_BSET_W_BSET_D_BSETI_B_BSETI_H_BSETI_W_BSETI_D = 66, |
| 3024 | MADDV_B_MADDV_H_MADDV_W_MADDV_D_MSUBV_B_MSUBV_H_MSUBV_W_MSUBV_D_MULV_B_MULV_H_MULV_W_MULV_D_DOTP_S_H_DOTP_S_W_DOTP_S_D_DOTP_U_H_DOTP_U_W_DOTP_U_D_MUL_Q_H_MUL_Q_W_MULR_Q_H_MULR_Q_W_MSUB_Q_H_MSUB_Q_W_MSUBR_Q_H_MSUBR_Q_W_MADD_Q_H_MADD_Q_W_MADDR_Q_H_MADDR_Q_W = 67, |
| 3025 | FLOG2_W_FLOG2_D = 68, |
| 3026 | FADD_W_FADD_D_FSUB_W_FSUB_D_FEXDO_H_FEXDO_W_FEXUPL_W_FEXUPL_D_FEXUPR_W_FEXUPR_D_FFINT_S_W_FFINT_S_D_FFINT_U_W_FFINT_U_D_FFQL_W_FFQL_D_FFQR_W_FFQR_D_FTINT_S_W_FTINT_S_D_FTINT_U_W_FTINT_U_D_FTRUNC_S_W_FTRUNC_S_D_FTRUNC_U_W_FTRUNC_U_D_FTQ_H_FTQ_W_FRINT_W_FRINT_D_FADD_D32_FADD_D64 = 69, |
| 3027 | PseudoCVT_D32_W_PseudoCVT_D64_L_PseudoCVT_D64_W_PseudoCVT_S_L_PseudoCVT_S_W = 70, |
| 3028 | FMUL_W_FMUL_D_FEXP2_W_FEXP2_D_DPADD_S_H_DPADD_S_W_DPADD_S_D_DPADD_U_H_DPADD_U_W_DPADD_U_D_DPSUB_S_H_DPSUB_S_W_DPSUB_S_D_DPSUB_U_H_DPSUB_U_W_DPSUB_U_D = 71, |
| 3029 | FMADD_W_FMADD_D_FMSUB_W_FMSUB_D = 72, |
| 3030 | MSUBF_D_MSUBF_S_MADDF_D_MADDF_S = 73, |
| 3031 | FDIV_D = 74, |
| 3032 | FDIV_W = 75, |
| 3033 | ATOMIC_SWAP_I16_POSTRA_ATOMIC_SWAP_I32_POSTRA_ATOMIC_SWAP_I64_POSTRA_ATOMIC_SWAP_I8_POSTRA = 76, |
| 3034 | ATOMIC_CMP_SWAP_I16_POSTRA_ATOMIC_CMP_SWAP_I32_POSTRA_ATOMIC_CMP_SWAP_I64_POSTRA_ATOMIC_CMP_SWAP_I8_POSTRA = 77, |
| 3035 | ATOMIC_LOAD_ADD_I16_POSTRA_ATOMIC_LOAD_ADD_I32_POSTRA_ATOMIC_LOAD_ADD_I64_POSTRA_ATOMIC_LOAD_ADD_I8_POSTRA_ATOMIC_LOAD_AND_I16_POSTRA_ATOMIC_LOAD_AND_I32_POSTRA_ATOMIC_LOAD_AND_I64_POSTRA_ATOMIC_LOAD_AND_I8_POSTRA_ATOMIC_LOAD_MAX_I16_POSTRA_ATOMIC_LOAD_MAX_I32_POSTRA_ATOMIC_LOAD_MAX_I64_POSTRA_ATOMIC_LOAD_MAX_I8_POSTRA_ATOMIC_LOAD_MIN_I16_POSTRA_ATOMIC_LOAD_MIN_I32_POSTRA_ATOMIC_LOAD_MIN_I64_POSTRA_ATOMIC_LOAD_MIN_I8_POSTRA_ATOMIC_LOAD_NAND_I16_POSTRA_ATOMIC_LOAD_NAND_I32_POSTRA_ATOMIC_LOAD_NAND_I64_POSTRA_ATOMIC_LOAD_NAND_I8_POSTRA_ATOMIC_LOAD_OR_I16_POSTRA_ATOMIC_LOAD_OR_I32_POSTRA_ATOMIC_LOAD_OR_I64_POSTRA_ATOMIC_LOAD_OR_I8_POSTRA_ATOMIC_LOAD_SUB_I16_POSTRA_ATOMIC_LOAD_SUB_I32_POSTRA_ATOMIC_LOAD_SUB_I64_POSTRA_ATOMIC_LOAD_SUB_I8_POSTRA_ATOMIC_LOAD_UMAX_I16_POSTRA_ATOMIC_LOAD_UMAX_I32_POSTRA_ATOMIC_LOAD_UMAX_I64_POSTRA_ATOMIC_LOAD_UMAX_I8_POSTRA_ATOMIC_LOAD_UMIN_I16_POSTRA_ATOMIC_LOAD_UMIN_I32_POSTRA_ATOMIC_LOAD_UMIN_I64_POSTRA_ATOMIC_LOAD_UMIN_I8_POSTRA_ATOMIC_LOAD_XOR_I16_POSTRA_ATOMIC_LOAD_XOR_I32_POSTRA_ATOMIC_LOAD_XOR_I64_POSTRA_ATOMIC_LOAD_XOR_I8_POSTRA = 78, |
| 3036 | AND_LUi_NOR_OR_SLTi_SLTiu_SUB_SUBu_XOR = 79, |
| 3037 | SSNOP_NOP = 80, |
| 3038 | B_BAL_BAL_BR_BEQ_BGEZ_BGTZ_BLEZ_BLTZ_BNE_BREAK_DERET_ERET_ERet_ERETNC_J_PseudoReturn_SYSCALL_RetRA_TAILCALL_TLT_TLTU_TNE_TRAP_WAIT = 81, |
| 3039 | BEQL_BGEZAL_BGEZALL_BGEZL_BGTZL_BLEZL_BLTZAL_BLTZALL_BLTZL_BNEL_JR_JR_HB_PseudoIndirectBranch_PseudoIndirectHazardBranch_SDBBP_TAILCALLREG_TAILCALLREGHB_TEQI_TGEI_TGEIU_TLTI_TNEI_TTLTIU = 82, |
| 3040 | TEQ_TGE_TGEU = 83, |
| 3041 | PAUSE = 84, |
| 3042 | JAL_JALR_JALRHBPseudo_JALRPseudo_JALR_HB = 85, |
| 3043 | JALX = 86, |
| 3044 | TLBINV_TLBINVF_TLBP_TLBR_TLBWI_TLBWR = 87, |
| 3045 | MFC0_MTC0 = 88, |
| 3046 | MFC2_MTC2 = 89, |
| 3047 | HYPCALL_MFGC0_MFHGC0_MTGC0_MTHGC0_TLBGINV_TLBGINVF_TLBGP_TLBGR_TLBGWI_TLBGWR = 90, |
| 3048 | LB_LBu_LH_LHu_LW_LDC3_LWPC = 91, |
| 3049 | LL_LWC2_LWC3_LDC2_LBE_LBuE_LHE_LHuE_LWE_LLE = 92, |
| 3050 | LWL_LWR_LWLE_LWRE = 93, |
| 3051 | SB_SH_SW_SDC3 = 94, |
| 3052 | SWC2_SWC3_SDC2_SC_SBE_SHE_SWE_SCE_SWL_SWR_SWLE_SWRE = 95, |
| 3053 | PREF = 96, |
| 3054 | PREFE_CACHE_CACHEE = 97, |
| 3055 | SYNCI = 98, |
| 3056 | CLO_CLZ_MFHI_MFLO_PseudoMFHI_PseudoMFLO = 99, |
| 3057 | DI_EI = 100, |
| 3058 | EHB_RDHWR_WSBH = 101, |
| 3059 | MOVN_I_I_MOVZ_I_I = 102, |
| 3060 | DIV = 103, |
| 3061 | PseudoSDIV_SDIV = 104, |
| 3062 | DIVU = 105, |
| 3063 | PseudoUDIV_UDIV = 106, |
| 3064 | MUL = 107, |
| 3065 | MULT_MULTu_PseudoMULT_PseudoMULTu = 108, |
| 3066 | MADD_MADDU_MSUB_MSUBU_MTHI_MTLO_PseudoMADD_PseudoMADDU_PseudoMSUB_PseudoMSUBU_PseudoMTLOHI = 109, |
| 3067 | EXT_INS = 110, |
| 3068 | ADD_ADDiu_ANDi_ORi_ROTR_SEB_SEH_SLT_SLTu_SLL_SRA_SRL_XORi_ADDu_SLLV_SRAV_SRLV_LSA_COPY = 111, |
| 3069 | ADDi = 112, |
| 3070 | VSHF_B_VSHF_D_VSHF_H_VSHF_W = 113, |
| 3071 | BINSLI_B_BINSLI_D_BINSLI_H_BINSLI_W_BINSL_B_BINSL_D_BINSL_H_BINSL_W = 114, |
| 3072 | BINSRI_B_BINSRI_D_BINSRI_H_BINSRI_W_BINSR_B_BINSR_D_BINSR_H_BINSR_W = 115, |
| 3073 | INSERT_B_INSERT_D_INSERT_H_INSERT_W = 116, |
| 3074 | SLDI_B_SLDI_D_SLDI_H_SLDI_W_SLD_B_SLD_D_SLD_H_SLD_W = 117, |
| 3075 | BCLRI_B_BCLRI_D_BCLRI_H_BCLRI_W_BCLR_B_BCLR_D_BCLR_H_BCLR_W = 118, |
| 3076 | BNEGI_B_BNEGI_D_BNEGI_H_BNEGI_W_BNEG_B_BNEG_D_BNEG_H_BNEG_W = 119, |
| 3077 | BMNZI_B_BMNZ_V_BMZI_B_BMZ_V = 120, |
| 3078 | PCNT_B_PCNT_D_PCNT_H_PCNT_W = 121, |
| 3079 | BNZ_B_BNZ_D_BNZ_H_BNZ_V_BNZ_W_BZ_B_BZ_D_BZ_H_BZ_V_BZ_W = 122, |
| 3080 | CFCMSA_CTCMSA = 123, |
| 3081 | FABS_S_FMOV_D32_FMOV_D64_FMOV_S_FNEG_S_FNEG_D32_FNEG_D64 = 124, |
| 3082 | FABS_D32_FABS_D64 = 125, |
| 3083 | MOVF_D32_MOVF_D64_MOVF_S_MOVT_D32_MOVT_D64_MOVT_S = 126, |
| 3084 | ADD_A_B_ADD_A_D_ADD_A_H_ADD_A_W = 127, |
| 3085 | ADDS_A_B_ADDS_A_D_ADDS_A_H_ADDS_A_W_ADDS_S_B_ADDS_S_D_ADDS_S_H_ADDS_S_W_ADDS_U_B_ADDS_U_D_ADDS_U_H_ADDS_U_W = 128, |
| 3086 | ADDVI_B_ADDVI_D_ADDVI_H_ADDVI_W_ADDV_B_ADDV_D_ADDV_H_ADDV_W = 129, |
| 3087 | AVER_S_B_AVER_S_D_AVER_S_H_AVER_S_W_AVER_U_B_AVER_U_D_AVER_U_H_AVER_U_W_AVE_S_B_AVE_S_D_AVE_S_H_AVE_S_W_AVE_U_B_AVE_U_D_AVE_U_H_AVE_U_W = 130, |
| 3088 | SHF_B_SHF_H_SHF_W = 131, |
| 3089 | MOVE_V = 132, |
| 3090 | AND_V_NOR_V_OR_V_XOR_V = 133, |
| 3091 | FEXP2_D_FEXP2_W = 134, |
| 3092 | CLTI_S_B_CLTI_S_D_CLTI_S_H_CLTI_S_W_CLTI_U_B_CLTI_U_D_CLTI_U_H_CLTI_U_W_CLT_S_B_CLT_S_D_CLT_S_H_CLT_S_W_CLT_U_B_CLT_U_D_CLT_U_H_CLT_U_W = 135, |
| 3093 | CLEI_S_B_CLEI_S_D_CLEI_S_H_CLEI_S_W_CLEI_U_B_CLEI_U_D_CLEI_U_H_CLEI_U_W_CLE_S_B_CLE_S_D_CLE_S_H_CLE_S_W_CLE_U_B_CLE_U_D_CLE_U_H_CLE_U_W = 136, |
| 3094 | CEQI_B_CEQI_D_CEQI_H_CEQI_W_CEQ_B_CEQ_D_CEQ_H_CEQ_W = 137, |
| 3095 | FSAF_D_FSAF_W_FSEQ_D_FSEQ_W_FSLE_D_FSLE_W_FSLT_D_FSLT_W_FSNE_D_FSNE_W_FSOR_D_FSOR_W = 138, |
| 3096 | FSUEQ_D_FSUEQ_W = 139, |
| 3097 | FSULE_D_FSULE_W = 140, |
| 3098 | FSULT_D_FSULT_W = 141, |
| 3099 | FSUNE_D_FSUNE_W = 142, |
| 3100 | FSUN_D_FSUN_W = 143, |
| 3101 | FCAF_D_FCAF_W = 144, |
| 3102 | FCEQ_D_FCEQ_W = 145, |
| 3103 | FCLE_D_FCLE_W = 146, |
| 3104 | FCLT_D_FCLT_W = 147, |
| 3105 | FCNE_D_FCNE_W = 148, |
| 3106 | FCOR_D_FCOR_W = 149, |
| 3107 | FCUEQ_D_FCUEQ_W = 150, |
| 3108 | FCULE_D_FCULE_W = 151, |
| 3109 | FCULT_D_FCULT_W = 152, |
| 3110 | FCUNE_D_FCUNE_W = 153, |
| 3111 | FABS_D_FABS_W = 154, |
| 3112 | FFINT_S_D_FFINT_S_W_FFINT_U_D_FFINT_U_W = 155, |
| 3113 | FFQL_D_FFQL_W = 156, |
| 3114 | FFQR_D_FFQR_W = 157, |
| 3115 | FTINT_S_D_FTINT_S_W_FTINT_U_D_FTINT_U_W = 158, |
| 3116 | FRINT_D_FRINT_W = 159, |
| 3117 | FTQ_H_FTQ_W = 160, |
| 3118 | FTRUNC_S_D_FTRUNC_S_W_FTRUNC_U_D_FTRUNC_U_W = 161, |
| 3119 | FEXDO_H_FEXDO_W = 162, |
| 3120 | FEXUPL_D_FEXUPL_W = 163, |
| 3121 | FEXUPR_D_FEXUPR_W = 164, |
| 3122 | FCLASS_D_FCLASS_W = 165, |
| 3123 | FMAX_A_D_FMAX_A_W = 166, |
| 3124 | FMAX_D_FMAX_W = 167, |
| 3125 | FMIN_A_D_FMIN_A_W = 168, |
| 3126 | SUBS_S_B_SUBS_S_D_SUBS_S_H_SUBS_S_W_SUBS_U_B_SUBS_U_D_SUBS_U_H_SUBS_U_W = 169, |
| 3127 | SUBSUU_S_B_SUBSUU_S_D_SUBSUU_S_H_SUBSUU_S_W = 170, |
| 3128 | SUBVI_B_SUBVI_D_SUBVI_H_SUBVI_W = 171, |
| 3129 | HADD_S_D_HADD_S_H_HADD_S_W_HADD_U_D_HADD_U_H_HADD_U_W = 172, |
| 3130 | HSUB_S_D_HSUB_S_H_HSUB_S_W_HSUB_U_D_HSUB_U_H_HSUB_U_W = 173, |
| 3131 | MAX_S_B_MAX_S_D_MAX_S_H_MAX_S_W_MIN_S_B_MIN_S_D_MIN_S_H_MIN_S_W = 174, |
| 3132 | MAX_U_B_MAX_U_D_MAX_U_H_MAX_U_W_MIN_U_B_MIN_U_D_MIN_U_H_MIN_U_W = 175, |
| 3133 | MAX_A_B_MAX_A_D_MAX_A_H_MAX_A_W_MIN_A_B_MIN_A_D_MIN_A_H_MIN_A_W = 176, |
| 3134 | SRAI_B_SRAI_D_SRAI_H_SRAI_W_SRA_B_SRA_D_SRA_H_SRA_W = 177, |
| 3135 | SRLI_B_SRLI_D_SRLI_H_SRLI_W_SRL_B_SRL_D_SRL_H_SRL_W = 178, |
| 3136 | SRARI_B_SRARI_D_SRARI_H_SRARI_W_SRAR_B_SRAR_D_SRAR_H_SRAR_W = 179, |
| 3137 | SRLRI_B_SRLRI_D_SRLRI_H_SRLRI_W_SRLR_B_SRLR_D_SRLR_H_SRLR_W = 180, |
| 3138 | SLLI_B_SLLI_D_SLLI_H_SLLI_W_SLL_B_SLL_D_SLL_H_SLL_W = 181, |
| 3139 | FADD_D32_FADD_D64 = 182, |
| 3140 | FADD_PS64_FMUL_PS64_FSUB_PS64 = 183, |
| 3141 | TRUNC_L_D64_TRUNC_L_S_TRUNC_W_D32_TRUNC_W_D64_TRUNC_W_S = 184, |
| 3142 | CVT_D32_S_CVT_D32_W_CVT_D64_L_CVT_D64_S_CVT_D64_W_CVT_L_D64_CVT_L_S_CVT_S_D32_CVT_S_D64_CVT_S_L_CVT_S_W_CVT_W_D32_CVT_W_D64_CVT_W_S = 185, |
| 3143 | CVT_PS_S64 = 186, |
| 3144 | CVT_S_PL64_CVT_S_PU64 = 187, |
| 3145 | C_EQ_D32_C_EQ_D64_C_EQ_S_C_F_D32_C_F_D64_C_F_S_C_LE_D32_C_LE_D64_C_LE_S_C_LT_D32_C_LT_D64_C_LT_S_C_NGE_D32_C_NGE_D64_C_NGE_S_C_NGLE_D32_C_NGLE_D64_C_NGLE_S_C_NGL_D32_C_NGL_D64_C_NGL_S_C_NGT_D32_C_NGT_D64_C_NGT_S_C_OLE_D32_C_OLE_D64_C_OLE_S_C_OLT_D32_C_OLT_D64_C_OLT_S_C_SEQ_D32_C_SEQ_D64_C_SEQ_S_C_SF_D32_C_SF_D64_C_SF_S_C_UEQ_D32_C_UEQ_D64_C_UEQ_S_C_ULE_D32_C_ULE_D64_C_ULE_S_C_ULT_D32_C_ULT_D64_C_ULT_S_C_UN_D32_C_UN_D64_C_UN_S = 188, |
| 3146 | FCMP_D32_FCMP_D64_FCMP_S32 = 189, |
| 3147 | PLL_PS64_PLU_PS64_PUL_PS64_PUU_PS64 = 190, |
| 3148 | FDIV_S = 191, |
| 3149 | FDIV_D32_FDIV_D64 = 192, |
| 3150 | FSQRT_S = 193, |
| 3151 | FSQRT_D32_FSQRT_D64 = 194, |
| 3152 | FRCP_D_FRCP_W = 195, |
| 3153 | FRSQRT_D_FRSQRT_W = 196, |
| 3154 | RECIP_D32_RECIP_D64_RSQRT_D32_RSQRT_D64 = 197, |
| 3155 | RECIP_S_RSQRT_S = 198, |
| 3156 | FMADD_D_FMADD_W = 199, |
| 3157 | FSQRT_W = 200, |
| 3158 | FMUL_D_FMUL_W = 201, |
| 3159 | FADD_D_FADD_W = 202, |
| 3160 | DPADD_S_D_DPADD_S_H_DPADD_S_W_DPADD_U_D_DPADD_U_H_DPADD_U_W = 203, |
| 3161 | DOTP_S_D_DOTP_S_H_DOTP_S_W_DOTP_U_D_DOTP_U_H_DOTP_U_W = 204, |
| 3162 | MSUBV_B_MSUBV_D_MSUBV_H_MSUBV_W = 205, |
| 3163 | MADDV_B_MADDV_D_MADDV_H_MADDV_W = 206, |
| 3164 | MULV_B_MULV_D_MULV_H_MULV_W = 207, |
| 3165 | MADDR_Q_H_MADDR_Q_W = 208, |
| 3166 | MADD_Q_H_MADD_Q_W = 209, |
| 3167 | MSUBR_Q_H_MSUBR_Q_W = 210, |
| 3168 | MSUB_Q_H_MSUB_Q_W = 211, |
| 3169 | MULR_Q_H_MULR_Q_W = 212, |
| 3170 | MADD_D32_MADD_D64_MADD_S_MSUB_D32_MSUB_D64_MSUB_S_NMADD_D32_NMADD_D64_NMADD_S_NMSUB_D32_NMSUB_D64_NMSUB_S = 213, |
| 3171 | CTC1_MTC1_MTC1_D64_MTHC1_D32_MTHC1_D64_BuildPairF64_BuildPairF64_64 = 214, |
| 3172 | COPY_U_B_COPY_U_H_COPY_U_W = 215, |
| 3173 | BC1F_BC1FL_BC1T_BC1TL_MOVF_I_MOVT_I = 216, |
| 3174 | CFC1_MFC1_MFC1_D64_MFHC1_D32_MFHC1_D64_ExtractElementF64_ExtractElementF64_64 = 217, |
| 3175 | SDC1_SDC164_SWC1 = 218, |
| 3176 | SDXC1_SDXC164_SWXC1_SUXC1_SUXC164 = 219, |
| 3177 | ST_B_ST_D_ST_H_ST_W = 220, |
| 3178 | MOVN_I_D32_MOVN_I_D64_MOVN_I_S_MOVZ_I_D32_MOVZ_I_D64_MOVZ_I_S = 221, |
| 3179 | LDC1_LDC164_LWC1 = 222, |
| 3180 | LDXC1_LDXC164_LWXC1_LUXC1_LUXC164 = 223, |
| 3181 | CEIL_L_D64_CEIL_L_S_CEIL_W_D32_CEIL_W_D64_CEIL_W_S = 224, |
| 3182 | FLOOR_L_D64_FLOOR_L_S_FLOOR_W_D32_FLOOR_W_D64_FLOOR_W_S = 225, |
| 3183 | ROUND_L_D64_ROUND_L_S_ROUND_W_D32_ROUND_W_D64_ROUND_W_S = 226, |
| 3184 | ROTRV = 227, |
| 3185 | ADD_ADDiu_ADDu_ANDi_ORi_ROTR_SEB_SEH_SLL_SLLV_SLT_SLTu_SRA_SRAV_SRL_SRLV_XORi = 228, |
| 3186 | CLO_CLZ = 229, |
| 3187 | LEA_ADDiu = 230, |
| 3188 | WSBH = 231, |
| 3189 | COPY = 232, |
| 3190 | ADDIUPC_ALIGN_ALUIPC_AUI_AUIPC_BITSWAP_CLO_R6_CLZ_R6_LSA_R6_SELEQZ_SELNEZ = 233, |
| 3191 | AddiuRxImmX16_AddiuRxRxImm16_AddiuRxRxImmX16_AddiuRxRyOffMemX16_AddiuRxPcImmX16_AddiuSpImm16_AddiuSpImmX16_AdduRxRyRz16_AndRxRxRy16_CmpRxRy16_CmpiRxImm16_CmpiRxImmX16_LiRxImm16_LiRxImmX16_LiRxImmAlignX16_Move32R16_MoveR3216_Mfhi16_Mflo16_NegRxRy16_NotRxRy16_OrRxRxRy16_SebRx16_SehRx16_SllX16_SllvRxRy16_SltiRxImm16_SltiRxImmX16_SltiCCRxImmX16_SltiuRxImm16_SltiuRxImmX16_SltiuCCRxImmX16_SltRxRy16_SltCCRxRy16_SltuRxRy16_SltuRxRyRz16_SltuCCRxRy16_SravRxRy16_SraX16_SrlvRxRy16_SrlX16_SubuRxRyRz16_XorRxRxRy16 = 234, |
| 3192 | Constant32_LwConstant32_GotPrologue16_CONSTPOOL_ENTRY = 235, |
| 3193 | ADDIUPC_MM_ADDIUR1SP_MM_ADDIUR2_MM_ADDIUS5_MM_ADDIUSP_MM_ADDU16_MM_ADD_MM_ADDi_MM_ADDiu_MM_ADDu_MM_AND16_MM_ANDI16_MM_AND_MM_ANDi_MM_CLO_MM_CLZ_MM_EXT_MM_INS_MM_LEA_ADDiu_MM_LI16_MM_LUi_MM_MOVE16_MM_MOVEP_MM_NOR_MM_NOT16_MM_OR16_MM_OR_MM_ORi_MM_ROTRV_MM_ROTR_MM_SEB_MM_SEH_MM_SLL16_MM_SLLV_MM_SLL_MM_SLT_MM_SLTi_MM_SLTiu_MM_SLTu_MM_SRAV_MM_SRA_MM_SRL16_MM_SRLV_MM_SRL_MM_SSNOP_MM_SUBU16_MM_SUB_MM_SUBu_MM_WSBH_MM_XOR16_MM_XOR_MM_XORi_MM = 236, |
| 3194 | ADDIUPC_MMR6_ADDIU_MMR6_ADDU16_MMR6_ADDU_MMR6_ADD_MMR6_ALIGN_MMR6_ALUIPC_MMR6_AND16_MMR6_ANDI16_MMR6_ANDI_MMR6_AND_MMR6_AUIPC_MMR6_AUI_MMR6_BITSWAP_MMR6_CLO_MMR6_CLZ_MMR6_EXT_MMR6_INS_MMR6_LI16_MMR6_LSA_MMR6_LUI_MMR6_MOVE16_MMR6_NOR_MMR6_NOT16_MMR6_OR16_MMR6_ORI_MMR6_OR_MMR6_SELEQZ_MMR6_SELNEZ_MMR6_SLL16_MMR6_SLL_MMR6_SRL16_MMR6_SSNOP_MMR6_SUBU16_MMR6_SUBU_MMR6_SUB_MMR6_WSBH_MMR6_XOR16_MMR6_XORI_MMR6_XOR_MMR6 = 237, |
| 3195 | AND64_ANDi64_DEXT64_32_DSLL64_32_ORi64_SEB64_SEH64_SLL64_32_SLL64_64_SLT64_SLTi64_SLTiu64_SLTu64_XOR64_XORi64 = 238, |
| 3196 | DADD_DADDiu_DADDu_DEXT_DEXTM_DEXTU_DINS_DINSM_DINSU_DROTR_DROTR32_DROTRV_DSBH_DSHD_DSLL_DSLL32_DSLLV_DSRA_DSRA32_DSRAV_DSRL_DSRL32_DSRLV_DSUB_DSUBu_LUi64_NOR64_OR64 = 239, |
| 3197 | DADDi_DCLO_DCLZ_LEA_ADDiu64 = 240, |
| 3198 | DALIGN_DAHI_DATI_DAUI_DCLO_R6_DCLZ_R6_DBITSWAP_DLSA_DLSA_R6_SELEQZ64_SELNEZ64 = 241, |
| 3199 | MADD_MADDU_MSUB_MSUBU = 242, |
| 3200 | PseudoMADD_MM_PseudoMADDU_MM_PseudoMSUB_MM_PseudoMSUBU_MM_PseudoMULT_MM_PseudoMULTu_MM = 243, |
| 3201 | PseudoMADD_PseudoMADDU_PseudoMSUB_PseudoMSUBU = 244, |
| 3202 | PseudoMULT_PseudoMULTu = 245, |
| 3203 | PseudoMFHI_MM_PseudoMFLO_MM = 246, |
| 3204 | RDHWR = 247, |
| 3205 | PseudoMTLOHI_MM = 248, |
| 3206 | MUH_MUHU_MULU_MUL_R6 = 249, |
| 3207 | MOD_MODU = 250, |
| 3208 | MultRxRy16_MultuRxRy16_MultRxRyRz16_MultuRxRyRz16 = 251, |
| 3209 | DivRxRy16 = 252, |
| 3210 | DivuRxRy16 = 253, |
| 3211 | MULT_MM_MULTu_MM_MADD_MM_MADDU_MM_MSUB_MM_MSUBU_MM = 254, |
| 3212 | MUL_MM = 255, |
| 3213 | SDIV_MM_SDIV_MM_Pseudo = 256, |
| 3214 | UDIV_MM_UDIV_MM_Pseudo = 257, |
| 3215 | MFHI16_MM_MFLO16_MM_MOVF_I_MM_MOVT_I_MM_MFHI_MM_MFLO_MM_MTHI_MM_MTLO_MM = 258, |
| 3216 | RDHWR_MM = 259, |
| 3217 | MUHU_MMR6_MUH_MMR6_MULU_MMR6_MUL_MMR6 = 260, |
| 3218 | MODU_MMR6_MOD_MMR6_DIVU_MMR6_DIV_MMR6 = 261, |
| 3219 | RDHWR_MMR6 = 262, |
| 3220 | DMULU = 263, |
| 3221 | DMULT_DMULTu_PseudoDMULT_PseudoDMULTu = 264, |
| 3222 | DSDIV_PseudoDSDIV = 265, |
| 3223 | DUDIV_PseudoDUDIV = 266, |
| 3224 | MFHI64_MFLO64_PseudoMFHI64_PseudoMFLO64_PseudoMTLOHI64 = 267, |
| 3225 | MTHI64_MTLO64 = 268, |
| 3226 | RDHWR64 = 269, |
| 3227 | MOVN_I_I64_MOVN_I64_I_MOVN_I64_I64_MOVZ_I_I64_MOVZ_I64_I_MOVZ_I64_I64 = 270, |
| 3228 | DDIV_DMOD = 271, |
| 3229 | B_BAL_BAL_BR_BEQ_BNE_BGTZ_BGEZ_BLEZ_BLTZ_J_ERET_ERet_ERETNC_DERET = 272, |
| 3230 | BLTZAL_JR_JR_HB = 273, |
| 3231 | NAL = 274, |
| 3232 | BEQL_BNEL_BGEZL_BGTZL_BLEZL_BLTZL = 275, |
| 3233 | TAILCALL_PseudoReturn_RetRA = 276, |
| 3234 | TAILCALLREG_TAILCALLREGHB_PseudoIndirectBranch_PseudoIndirectHazardBranch = 277, |
| 3235 | BGEZAL = 278, |
| 3236 | BGEZALL_BLTZALL = 279, |
| 3237 | BREAK_SYSCALL_TNE_TLT_TLTU_TRAP = 280, |
| 3238 | BALC_BEQZALC_BGEZALC_BGTZALC_BLEZALC_BLTZALC_BNEZALC_JIALC = 281, |
| 3239 | BC_BC2EQZ_BC2NEZ_BEQC_BEQZC_BGEC_BGEUC_BGEZC_BGTZC_BLEZC_BLTC_BLTUC_BLTZC_BNEC_BNEZC_BNVC_BOVC_JIC_JR_HB_R6_PseudoIndirectBranchR6_PseudoIndrectHazardBranchR6 = 282, |
| 3240 | SIGRIE = 283, |
| 3241 | TAILCALLR6REG_TAILCALLHBR6REG = 284, |
| 3242 | SDBBP_R6 = 285, |
| 3243 | Bimm16_BimmX16_BeqzRxImm16_BeqzRxImmX16_BnezRxImm16_BnezRxImmX16_Bteqz16_BteqzX16_BteqzT8CmpX16_BteqzT8CmpiX16_BteqzT8SltX16_BteqzT8SltuX16_BteqzT8SltiX16_BteqzT8SltiuX16_Btnez16_BtnezX16_BtnezT8CmpX16_BtnezT8CmpiX16_BtnezT8SltX16_BtnezT8SltuX16_BtnezT8SltiX16_BtnezT8SltiuX16_JrRa16_JrcRa16_JrcRx16_RetRA16 = 286, |
| 3244 | Jal16_JalB16_JumpLinkReg16 = 287, |
| 3245 | Break16 = 288, |
| 3246 | SelBeqZ_SelTBteqZCmp_SelTBteqZCmpi_SelTBteqZSlt_SelTBteqZSlti_SelTBteqZSltu_SelTBteqZSltiu_SelBneZ_SelTBtneZCmp_SelTBtneZCmpi_SelTBtneZSlt_SelTBtneZSlti_SelTBtneZSltu_SelTBtneZSltiu = 289, |
| 3247 | B16_MM_BAL_BR_MM_BC1F_MM_BC1T_MM_BEQZ16_MM_BEQZC_MM_BEQ_MM_BGEZ_MM_BGTZ_MM_BLEZ_MM_BLTZ_MM_BNEZ16_MM_BNEZC_MM_BNE_MM_B_MM_DERET_MM_ERET_MM_JR16_MM_JR_MM_J_MM_B_MM_Pseudo = 290, |
| 3248 | BGEZALS_MM_BGEZAL_MM_BLTZALS_MM_BLTZAL_MM_JALR16_MM_JALRS16_MM_JALRS_MM_JALR_MM_JALS_MM_JALX_MM_JAL_MM = 291, |
| 3249 | TAILCALLREG_MM_TAILCALL_MM_PseudoIndirectBranch_MM = 292, |
| 3250 | BREAK16_MM_BREAK_MM_SDBBP16_MM_SDBBP_MM_SYSCALL_MM_TEQI_MM_TEQ_MM_TGEIU_MM_TGEI_MM_TGEU_MM_TGE_MM_TLTIU_MM_TLTI_MM_TLTU_MM_TLT_MM_TNEI_MM_TNE_MM_TRAP_MM = 293, |
| 3251 | BC16_MMR6_BC1EQZC_MMR6_BC1NEZC_MMR6_BC2EQZC_MMR6_BC2NEZC_MMR6_BC_MMR6_BEQC_MMR6_BEQZC16_MMR6_BEQZC_MMR6_BGEC_MMR6_BGEUC_MMR6_BGEZC_MMR6_BGTZC_MMR6_BLEZC_MMR6_BLTC_MMR6_BLTUC_MMR6_BLTZC_MMR6_BNEC_MMR6_BNEZC16_MMR6_BNEZC_MMR6_BNVC_MMR6_BOVC_MMR6_DERET_MMR6_ERETNC_MMR6_JAL_MMR6_ERET_MMR6_JIC_MMR6_JRADDIUSP_JRC16_MM_JRC16_MMR6_JRCADDIUSP_MMR6_SIGRIE_MMR6_B_MMR6_Pseudo_PseudoIndirectBranch_MMR6 = 294, |
| 3252 | BALC_MMR6_BEQZALC_MMR6_BGEZALC_MMR6_BGTZALC_MMR6_BLEZALC_MMR6_BLTZALC_MMR6_BNEZALC_MMR6_JALRC16_MMR6_JALRC_HB_MMR6_JALRC_MMR6_JIALC_MMR6 = 295, |
| 3253 | TAILCALLREG_MMR6_TAILCALL_MMR6 = 296, |
| 3254 | BREAK16_MMR6_BREAK_MMR6_SDBBP_MMR6_SDBBP16_MMR6 = 297, |
| 3255 | BEQ64_BGEZ64_BGTZ64_BLEZ64_BLTZ64_BNE64_JR64 = 298, |
| 3256 | JALR64_JALR64Pseudo_JALRHB64Pseudo_JALR_HB64 = 299, |
| 3257 | JR_HB64_TAILCALLREG64_TAILCALLREGHB64 = 300, |
| 3258 | PseudoReturn64 = 301, |
| 3259 | BEQC64_BEQZC64_BGEC64_BGEUC64_BGEZC64_BGTZC64_BLEZC64_BLTC64_BLTUC64_BLTZC64_BNEC64_BNEZC64_JIC64 = 302, |
| 3260 | PseudoIndirectBranch64_PseudoIndirectHazardBranch64 = 303, |
| 3261 | JIALC64 = 304, |
| 3262 | JR_HB64_R6_TAILCALL64R6REG_TAILCALLHB64R6REG_PseudoIndirectBranch64R6_PseudoIndrectHazardBranch64R6 = 305, |
| 3263 | TLBP_TLBR_TLBWI_TLBWR = 306, |
| 3264 | MFC0 = 307, |
| 3265 | EVP_DVP = 308, |
| 3266 | TLBP_MM_TLBR_MM_TLBWI_MM_TLBWR_MM = 309, |
| 3267 | DI_MM_EI_MM = 310, |
| 3268 | EHB_MM_PAUSE_MM_WAIT_MM = 311, |
| 3269 | RDPGPR_MMR6_WRPGPR_MMR6 = 312, |
| 3270 | TLBINV_MMR6_TLBINVF_MMR6 = 313, |
| 3271 | MFHC0_MMR6_MFC0_MMR6_MFHC2_MMR6_MFC2_MMR6 = 314, |
| 3272 | MTHC0_MMR6_MTC0_MMR6_MTHC2_MMR6_MTC2_MMR6 = 315, |
| 3273 | EVP_MMR6_DVP_MMR6 = 316, |
| 3274 | DI_MMR6_EI_MMR6 = 317, |
| 3275 | EHB_MMR6_PAUSE_MMR6_WAIT_MMR6 = 318, |
| 3276 | DMFC0 = 319, |
| 3277 | DMTC0 = 320, |
| 3278 | DMFC2_DMTC2 = 321, |
| 3279 | CFC2_MM_CTC2_MM = 322, |
| 3280 | DMT_DVPE_EMT_EVPE_MFTR_MTTR = 323, |
| 3281 | YIELD = 324, |
| 3282 | FORK = 325, |
| 3283 | DMFGC0_DMTGC0 = 326, |
| 3284 | HYPCALL_MM_TLBGINVF_MM_TLBGINV_MM_TLBGP_MM_TLBGR_MM_TLBGWI_MM_TLBGWR_MM_MFGC0_MM_MFHGC0_MM_MTGC0_MM_MTHGC0_MM = 327, |
| 3285 | LB_LBu_LH_LHu_LW_LDC3 = 328, |
| 3286 | LL_LWC2_LWC3_LDC2 = 329, |
| 3287 | LWL_LWR = 330, |
| 3288 | SWC2_SWC3_SDC2 = 331, |
| 3289 | SWL_SWR = 332, |
| 3290 | SC = 333, |
| 3291 | SC_MMR6 = 334, |
| 3292 | CACHE = 335, |
| 3293 | LDC2_R6_LL_R6_LWC2_R6 = 336, |
| 3294 | SWC2_R6_SDC2_R6 = 337, |
| 3295 | SC_R6 = 338, |
| 3296 | CACHE_R6 = 339, |
| 3297 | GINVI_GINVT = 340, |
| 3298 | SBE_SHE_SWE_SCE = 341, |
| 3299 | PREFE = 342, |
| 3300 | LBE_MM_LBuE_MM_LHE_MM_LHuE_MM_LWE_MM_LWLE_MM_LWRE_MM_LLE_MM = 343, |
| 3301 | SBE_MM_SB_MM_SHE_MM_SWE_MM_SWLE_MM_SWRE_MM_SCE_MM = 344, |
| 3302 | PREFE_MM = 345, |
| 3303 | CACHEE_MM = 346, |
| 3304 | Restore16_RestoreX16_LbRxRyOffMemX16_LbuRxRyOffMemX16_LhRxRyOffMemX16_LhuRxRyOffMemX16_LwRxRyOffMemX16_LwRxSpImmX16_LwRxPcTcp16_LwRxPcTcpX16 = 347, |
| 3305 | Save16_SaveX16_SbRxRyOffMemX16_ShRxRyOffMemX16_SwRxRyOffMemX16_SwRxSpImmX16 = 348, |
| 3306 | LBU16_MM_LB_MM_LBu_MM_LHU16_MM_LH_MM_LHu_MM_LL_MM_LW16_MM_LWGP_MM_LWL_MM_LWM16_MM_LWM32_MM_LWP_MM_LWR_MM_LWSP_MM_LWU_MM_LWXS_MM_LW_MM = 349, |
| 3307 | SB16_MM_SC_MM_SH16_MM_SH_MM_SW16_MM_SWL_MM_SWM16_MM_SWM32_MM_SWM_MM_SWP_MM_SWR_MM_SWSP_MM_SW_MM = 350, |
| 3308 | PREF_MM_PREFX_MM = 351, |
| 3309 | CACHE_MM = 352, |
| 3310 | SYNC_MM_SYNCI_MM = 353, |
| 3311 | GINVI_MMR6_GINVT_MMR6 = 354, |
| 3312 | LBU_MMR6_LB_MMR6_LDC2_MMR6_LL_MMR6_LWM16_MMR6_LWC2_MMR6_LWPC_MMR6_LW_MMR6 = 355, |
| 3313 | SB16_MMR6_SB_MMR6_SDC2_MMR6_SH16_MMR6_SH_MMR6_SW16_MMR6_SWC2_MMR6_SWM16_MMR6_SWSP_MMR6_SW_MMR6 = 356, |
| 3314 | SYNC_MMR6_SYNCI_MMR6 = 357, |
| 3315 | PREF_MMR6 = 358, |
| 3316 | CACHE_MMR6 = 359, |
| 3317 | LD_LWu_LB64_LBu64_LH64_LHu64_LW64 = 360, |
| 3318 | LL64_LLD = 361, |
| 3319 | LWL64_LWR64 = 362, |
| 3320 | LDL_LDR = 363, |
| 3321 | SC64_SCD = 364, |
| 3322 | SB64_SH64_SW64_SWL64_SWR64 = 365, |
| 3323 | SDL_SDR = 366, |
| 3324 | LWUPC_LDPC = 367, |
| 3325 | CRC32B_CRC32H_CRC32W_CRC32CB_CRC32CH_CRC32CW = 368, |
| 3326 | CRC32D_CRC32CD = 369, |
| 3327 | BADDu_BBIT0_BBIT032_BBIT1_BBIT132_CINS_CINS32_CINS64_32_CINS_i32_DMFC2_OCTEON_DMTC2_OCTEON_DPOP_EXTS_EXTS32_MTM0_MTM1_MTM2_MTP0_MTP1_MTP2_POP_SEQ_SEQi_SNE_SNEi_V3MULU_VMM0_VMULU = 370, |
| 3328 | DMUL = 371, |
| 3329 | SAA_SAAD = 372, |
| 3330 | BC1F_BC1T_BC1FL_BC1TL = 373, |
| 3331 | FABS_S_FNEG_S_FNEG_D32_FNEG_D64 = 374, |
| 3332 | MADD_S_MSUB_S_NMADD_S_NMSUB_S = 375, |
| 3333 | FMUL_S = 376, |
| 3334 | ADDR_PS64_CVT_PS_PW64_CVT_PW_PS64_MULR_PS64 = 377, |
| 3335 | PseudoTRUNC_W_D_PseudoTRUNC_W_D32_PseudoTRUNC_W_S = 378, |
| 3336 | MOVT_I64_MOVF_I64_MOVZ_I64_S_MOVN_I64_D64_MOVN_I64_S_MOVZ_I64_D64 = 379, |
| 3337 | SELEQZ_S_SELNEZ_S_SELEQZ_D_SELNEZ_D = 380, |
| 3338 | SEL_D_SEL_S = 381, |
| 3339 | MOVF_D32_MM_MOVF_S_MM_MOVN_I_D32_MM_MOVN_I_S_MM_MOVT_D32_MM_MOVT_S_MM_MOVZ_I_D32_MM_MOVZ_I_S_MM = 382, |
| 3340 | CVT_D32_S_MM_CVT_D32_W_MM_CVT_D64_S_MM_CVT_D64_W_MM_CVT_L_D64_MM_CVT_L_S_MM_CVT_S_D32_MM_CVT_S_D64_MM_CVT_S_W_MM_CVT_W_D32_MM_CVT_W_D64_MM_CVT_W_S_MM_CEIL_W_MM_CEIL_W_S_MM_FLOOR_W_MM_FLOOR_W_S_MM_NMADD_S_MM_NMADD_D32_MM_NMSUB_S_MM_NMSUB_D32_MM_MADD_S_MM_MADD_D32_MM_ROUND_W_MM_ROUND_W_S_MM_TRUNC_W_MM_TRUNC_W_S_MM = 383, |
| 3341 | C_F_D32_MM_C_F_D64_MM_C_F_S_MM = 384, |
| 3342 | C_EQ_D32_MM_C_EQ_D64_MM_C_EQ_S_MM_C_LE_D32_MM_C_LE_D64_MM_C_LE_S_MM_C_LT_D32_MM_C_LT_D64_MM_C_LT_S_MM_C_SF_D32_MM_C_SF_D64_MM_C_SF_S_MM_C_UN_D32_MM_C_UN_D64_MM_C_UN_S_MM = 385, |
| 3343 | C_NGE_D32_MM_C_NGE_D64_MM_C_NGE_S_MM_C_NGL_D32_MM_C_NGL_D64_MM_C_NGL_S_MM_C_NGT_D32_MM_C_NGT_D64_MM_C_NGT_S_MM_C_OLE_D32_MM_C_OLE_D64_MM_C_OLE_S_MM_C_OLT_D32_MM_C_OLT_D64_MM_C_OLT_S_MM_C_SEQ_D32_MM_C_SEQ_D64_MM_C_SEQ_S_MM_C_UEQ_D32_MM_C_UEQ_D64_MM_C_UEQ_S_MM_C_ULE_D32_MM_C_ULE_D64_MM_C_ULE_S_MM_C_ULT_D32_MM_C_ULT_D64_MM_C_ULT_S_MM = 386, |
| 3344 | C_NGLE_D32_MM_C_NGLE_D64_MM_C_NGLE_S_MM = 387, |
| 3345 | FCMP_S32_MM_FCMP_D32_MM = 388, |
| 3346 | MFC1_MM_MFHC1_D32_MM_MFHC1_D64_MM_MTC1_MM_MTC1_D64_MM_MTHC1_D32_MM_MTHC1_D64_MM = 389, |
| 3347 | FABS_D32_MM_FABS_D64_MM_FABS_S_MM_FNEG_D32_MM_FNEG_D64_MM_FNEG_S_MM_FADD_D32_MM_FADD_D64_MM_FADD_S_MM_FMOV_D32_MM_FMOV_D64_MM_FMOV_S_MM_FMUL_D32_MM_FMUL_D64_MM_FMUL_S_MM_FSUB_D32_MM_FSUB_D64_MM_FSUB_S_MM_MSUB_S_MM_MSUB_D32_MM = 390, |
| 3348 | FDIV_S_MM = 391, |
| 3349 | FDIV_D32_MM_FDIV_D64_MM = 392, |
| 3350 | FSQRT_S_MM = 393, |
| 3351 | FSQRT_D32_MM_FSQRT_D64_MM = 394, |
| 3352 | RECIP_S_MM_RSQRT_S_MM = 395, |
| 3353 | RECIP_D32_MM_RECIP_D64_MM_RSQRT_D32_MM_RSQRT_D64_MM = 396, |
| 3354 | SDC1_MM_D32_SDC1_MM_D64_SWC1_MM_SUXC1_MM_SWXC1_MM = 397, |
| 3355 | CFC1_MM_CTC1_MM = 398, |
| 3356 | LDC1_MM_D32_LDC1_MM_D64_LUXC1_MM_LWC1_MM_LWXC1_MM = 399, |
| 3357 | FNEG_S_MMR6 = 400, |
| 3358 | CMP_AF_D_MMR6_CMP_AF_S_MMR6_CMP_EQ_D_MMR6_CMP_EQ_S_MMR6_CMP_LE_D_MMR6_CMP_LE_S_MMR6_CMP_LT_D_MMR6_CMP_LT_S_MMR6_CMP_UN_D_MMR6_CMP_UN_S_MMR6 = 401, |
| 3359 | CMP_SAF_D_MMR6_CMP_SAF_S_MMR6_CMP_SEQ_D_MMR6_CMP_SEQ_S_MMR6_CMP_SLE_D_MMR6_CMP_SLE_S_MMR6_CMP_SLT_D_MMR6_CMP_SLT_S_MMR6_CMP_SUN_D_MMR6_CMP_SUN_S_MMR6_CMP_UEQ_D_MMR6_CMP_UEQ_S_MMR6_CMP_ULE_D_MMR6_CMP_ULE_S_MMR6_CMP_ULT_D_MMR6_CMP_ULT_S_MMR6 = 402, |
| 3360 | CMP_SUEQ_D_MMR6_CMP_SUEQ_S_MMR6_CMP_SULE_D_MMR6_CMP_SULE_S_MMR6_CMP_SULT_D_MMR6_CMP_SULT_S_MMR6 = 403, |
| 3361 | CVT_D_L_MMR6_CVT_L_D_MMR6_CVT_L_S_MMR6_CVT_S_L_MMR6_CVT_S_W_MMR6_CVT_W_S_MMR6 = 404, |
| 3362 | TRUNC_L_D_MMR6_TRUNC_L_S_MMR6_TRUNC_W_D_MMR6_TRUNC_W_S_MMR6 = 405, |
| 3363 | ROUND_L_D_MMR6_ROUND_L_S_MMR6_ROUND_W_D_MMR6_ROUND_W_S_MMR6 = 406, |
| 3364 | FLOOR_L_D_MMR6_FLOOR_L_S_MMR6_FLOOR_W_D_MMR6_FLOOR_W_S_MMR6 = 407, |
| 3365 | CEIL_L_D_MMR6_CEIL_L_S_MMR6_CEIL_W_D_MMR6_CEIL_W_S_MMR6 = 408, |
| 3366 | MFC1_MMR6_MTC1_MMR6_CLASS_S_MMR6_CLASS_D_MMR6_FADD_S_MMR6 = 409, |
| 3367 | MAX_D_MMR6_MAX_S_MMR6_MIN_D_MMR6_MIN_S_MMR6 = 410, |
| 3368 | MAXA_D_MMR6_MAXA_S_MMR6_MINA_D_MMR6_MINA_S_MMR6 = 411, |
| 3369 | SELEQZ_D_MMR6_SELEQZ_S_MMR6_SELNEZ_D_MMR6_SELNEZ_S_MMR6 = 412, |
| 3370 | SEL_D_MMR6_SEL_S_MMR6 = 413, |
| 3371 | RINT_S_MMR6_RINT_D_MMR6 = 414, |
| 3372 | MADDF_D_MMR6_MADDF_S_MMR6_MSUBF_D_MMR6_MSUBF_S_MMR6 = 415, |
| 3373 | FMOV_S_MMR6_FMUL_S_MMR6_FSUB_S_MMR6_FMOV_D_MMR6 = 416, |
| 3374 | FDIV_S_MMR6 = 417, |
| 3375 | SDC1_D64_MMR6 = 418, |
| 3376 | LDC1_D64_MMR6 = 419, |
| 3377 | DMFC1_DMTC1 = 420, |
| 3378 | SWDSP = 421, |
| 3379 | LWDSP = 422, |
| 3380 | PseudoMTLOHI_DSP = 423, |
| 3381 | EXTRV_RS_W = 424, |
| 3382 | EXTRV_R_W = 425, |
| 3383 | EXTRV_S_H = 426, |
| 3384 | EXTRV_W = 427, |
| 3385 | EXTR_RS_W = 428, |
| 3386 | EXTR_R_W = 429, |
| 3387 | EXTR_S_H = 430, |
| 3388 | EXTR_W = 431, |
| 3389 | INSV = 432, |
| 3390 | MTHLIP = 433, |
| 3391 | MTHI_DSP = 434, |
| 3392 | MTLO_DSP = 435, |
| 3393 | ABSQ_S_PH = 436, |
| 3394 | ABSQ_S_W = 437, |
| 3395 | ADDQ_PH = 438, |
| 3396 | ADDQ_S_PH = 439, |
| 3397 | ADDQ_S_W = 440, |
| 3398 | ADDSC = 441, |
| 3399 | ADDU_QB = 442, |
| 3400 | ADDU_S_QB = 443, |
| 3401 | ADDWC = 444, |
| 3402 | BITREV = 445, |
| 3403 | BPOSGE32 = 446, |
| 3404 | CMPGU_EQ_QB = 447, |
| 3405 | CMPGU_LE_QB = 448, |
| 3406 | CMPGU_LT_QB = 449, |
| 3407 | CMPU_EQ_QB = 450, |
| 3408 | CMPU_LE_QB = 451, |
| 3409 | CMPU_LT_QB = 452, |
| 3410 | CMP_EQ_PH = 453, |
| 3411 | CMP_LE_PH = 454, |
| 3412 | CMP_LT_PH = 455, |
| 3413 | DPAQ_SA_L_W = 456, |
| 3414 | DPAQ_S_W_PH = 457, |
| 3415 | DPAU_H_QBL = 458, |
| 3416 | DPAU_H_QBR = 459, |
| 3417 | DPSQ_SA_L_W = 460, |
| 3418 | DPSQ_S_W_PH = 461, |
| 3419 | DPSU_H_QBL = 462, |
| 3420 | DPSU_H_QBR = 463, |
| 3421 | EXTPDPV = 464, |
| 3422 | EXTPDP = 465, |
| 3423 | EXTPV = 466, |
| 3424 | EXTP = 467, |
| 3425 | LBUX = 468, |
| 3426 | LHX = 469, |
| 3427 | LWX = 470, |
| 3428 | MADDU_DSP = 471, |
| 3429 | MADD_DSP = 472, |
| 3430 | MAQ_SA_W_PHL = 473, |
| 3431 | MAQ_SA_W_PHR = 474, |
| 3432 | MAQ_S_W_PHL = 475, |
| 3433 | MAQ_S_W_PHR = 476, |
| 3434 | MFHI_DSP = 477, |
| 3435 | MFLO_DSP = 478, |
| 3436 | MODSUB = 479, |
| 3437 | MSUBU_DSP = 480, |
| 3438 | MSUB_DSP = 481, |
| 3439 | MULEQ_S_W_PHL = 482, |
| 3440 | MULEQ_S_W_PHR = 483, |
| 3441 | MULEU_S_PH_QBL = 484, |
| 3442 | MULEU_S_PH_QBR = 485, |
| 3443 | MULQ_RS_PH = 486, |
| 3444 | MULSAQ_S_W_PH = 487, |
| 3445 | MULTU_DSP = 488, |
| 3446 | MULT_DSP = 489, |
| 3447 | PACKRL_PH = 490, |
| 3448 | PICK_PH = 491, |
| 3449 | PICK_QB = 492, |
| 3450 | PRECEQU_PH_QBLA = 493, |
| 3451 | PRECEQU_PH_QBL = 494, |
| 3452 | PRECEQU_PH_QBRA = 495, |
| 3453 | PRECEQU_PH_QBR = 496, |
| 3454 | PRECEQ_W_PHL = 497, |
| 3455 | PRECEQ_W_PHR = 498, |
| 3456 | PRECEU_PH_QBLA = 499, |
| 3457 | PRECEU_PH_QBL = 500, |
| 3458 | PRECEU_PH_QBRA = 501, |
| 3459 | PRECEU_PH_QBR = 502, |
| 3460 | PRECRQU_S_QB_PH = 503, |
| 3461 | PRECRQ_PH_W = 504, |
| 3462 | PRECRQ_QB_PH = 505, |
| 3463 | PRECRQ_RS_PH_W = 506, |
| 3464 | RADDU_W_QB = 507, |
| 3465 | RDDSP = 508, |
| 3466 | REPLV_PH = 509, |
| 3467 | REPLV_QB = 510, |
| 3468 | REPL_PH = 511, |
| 3469 | REPL_QB = 512, |
| 3470 | SHILOV = 513, |
| 3471 | SHILO = 514, |
| 3472 | SHLLV_PH = 515, |
| 3473 | SHLLV_QB = 516, |
| 3474 | SHLLV_S_PH = 517, |
| 3475 | SHLLV_S_W = 518, |
| 3476 | SHLL_PH = 519, |
| 3477 | SHLL_QB = 520, |
| 3478 | SHLL_S_PH = 521, |
| 3479 | SHLL_S_W = 522, |
| 3480 | SHRAV_PH = 523, |
| 3481 | SHRAV_R_PH = 524, |
| 3482 | SHRAV_R_W = 525, |
| 3483 | SHRA_PH = 526, |
| 3484 | SHRA_R_PH = 527, |
| 3485 | SHRA_R_W = 528, |
| 3486 | SHRLV_QB = 529, |
| 3487 | SHRL_QB = 530, |
| 3488 | SUBQ_PH = 531, |
| 3489 | SUBQ_S_PH = 532, |
| 3490 | SUBQ_S_W = 533, |
| 3491 | SUBU_QB = 534, |
| 3492 | SUBU_S_QB = 535, |
| 3493 | WRDSP = 536, |
| 3494 | PseudoCMPU_EQ_QB_PseudoCMPU_LE_QB_PseudoCMPU_LT_QB_PseudoCMP_EQ_PH_PseudoCMP_LE_PH_PseudoCMP_LT_PH = 537, |
| 3495 | PseudoPICK_PH_PseudoPICK_QB = 538, |
| 3496 | ABSQ_S_QB = 539, |
| 3497 | ADDQH_PH = 540, |
| 3498 | ADDQH_R_PH = 541, |
| 3499 | ADDQH_R_W = 542, |
| 3500 | ADDQH_W = 543, |
| 3501 | ADDUH_QB = 544, |
| 3502 | ADDUH_R_QB = 545, |
| 3503 | ADDU_PH = 546, |
| 3504 | ADDU_S_PH = 547, |
| 3505 | APPEND = 548, |
| 3506 | BALIGN = 549, |
| 3507 | CMPGDU_EQ_QB = 550, |
| 3508 | CMPGDU_LE_QB = 551, |
| 3509 | CMPGDU_LT_QB = 552, |
| 3510 | DPA_W_PH = 553, |
| 3511 | DPAQX_SA_W_PH = 554, |
| 3512 | DPAQX_S_W_PH = 555, |
| 3513 | DPAX_W_PH = 556, |
| 3514 | DPS_W_PH = 557, |
| 3515 | DPSQX_S_W_PH = 558, |
| 3516 | DPSQX_SA_W_PH = 559, |
| 3517 | DPSX_W_PH = 560, |
| 3518 | MUL_PH = 561, |
| 3519 | MUL_S_PH = 562, |
| 3520 | MULQ_RS_W = 563, |
| 3521 | MULQ_S_PH = 564, |
| 3522 | MULQ_S_W = 565, |
| 3523 | MULSA_W_PH = 566, |
| 3524 | PRECR_QB_PH = 567, |
| 3525 | PRECR_SRA_PH_W = 568, |
| 3526 | PRECR_SRA_R_PH_W = 569, |
| 3527 | PREPEND = 570, |
| 3528 | SHRA_QB = 571, |
| 3529 | SHRA_R_QB = 572, |
| 3530 | SHRAV_QB = 573, |
| 3531 | SHRAV_R_QB = 574, |
| 3532 | SHRL_PH = 575, |
| 3533 | SHRLV_PH = 576, |
| 3534 | SUBQH_PH = 577, |
| 3535 | SUBQH_R_PH = 578, |
| 3536 | SUBQH_W = 579, |
| 3537 | SUBQH_R_W = 580, |
| 3538 | SUBU_PH = 581, |
| 3539 | SUBU_S_PH = 582, |
| 3540 | SUBUH_QB = 583, |
| 3541 | SUBUH_R_QB = 584, |
| 3542 | LWDSP_MM = 585, |
| 3543 | SWDSP_MM = 586, |
| 3544 | ABSQ_S_PH_MM = 587, |
| 3545 | ABSQ_S_W_MM = 588, |
| 3546 | ADDQ_PH_MM = 589, |
| 3547 | ADDQ_S_PH_MM = 590, |
| 3548 | ADDQ_S_W_MM = 591, |
| 3549 | ADDSC_MM = 592, |
| 3550 | ADDU_QB_MM = 593, |
| 3551 | ADDU_S_QB_MM = 594, |
| 3552 | ADDWC_MM = 595, |
| 3553 | BITREV_MM = 596, |
| 3554 | BPOSGE32_MM = 597, |
| 3555 | CMPGU_EQ_QB_MM = 598, |
| 3556 | CMPGU_LE_QB_MM = 599, |
| 3557 | CMPGU_LT_QB_MM = 600, |
| 3558 | CMPU_EQ_QB_MM = 601, |
| 3559 | CMPU_LE_QB_MM = 602, |
| 3560 | CMPU_LT_QB_MM = 603, |
| 3561 | CMP_EQ_PH_MM = 604, |
| 3562 | CMP_LE_PH_MM = 605, |
| 3563 | CMP_LT_PH_MM = 606, |
| 3564 | DPAQ_SA_L_W_MM = 607, |
| 3565 | DPAQ_S_W_PH_MM = 608, |
| 3566 | DPAU_H_QBL_MM = 609, |
| 3567 | DPAU_H_QBR_MM = 610, |
| 3568 | DPSQ_SA_L_W_MM = 611, |
| 3569 | DPSQ_S_W_PH_MM = 612, |
| 3570 | DPSU_H_QBL_MM = 613, |
| 3571 | DPSU_H_QBR_MM = 614, |
| 3572 | EXTPDPV_MM = 615, |
| 3573 | EXTPDP_MM = 616, |
| 3574 | EXTPV_MM = 617, |
| 3575 | EXTP_MM = 618, |
| 3576 | EXTRV_RS_W_MM = 619, |
| 3577 | EXTRV_R_W_MM = 620, |
| 3578 | EXTRV_S_H_MM = 621, |
| 3579 | EXTRV_W_MM = 622, |
| 3580 | EXTR_RS_W_MM = 623, |
| 3581 | EXTR_R_W_MM = 624, |
| 3582 | EXTR_S_H_MM = 625, |
| 3583 | EXTR_W_MM = 626, |
| 3584 | INSV_MM = 627, |
| 3585 | LBUX_MM = 628, |
| 3586 | LHX_MM = 629, |
| 3587 | LWX_MM = 630, |
| 3588 | MADDU_DSP_MM = 631, |
| 3589 | MADD_DSP_MM = 632, |
| 3590 | MAQ_SA_W_PHL_MM = 633, |
| 3591 | MAQ_SA_W_PHR_MM = 634, |
| 3592 | MAQ_S_W_PHL_MM = 635, |
| 3593 | MAQ_S_W_PHR_MM = 636, |
| 3594 | MFHI_DSP_MM = 637, |
| 3595 | MFLO_DSP_MM = 638, |
| 3596 | MODSUB_MM = 639, |
| 3597 | MOVEP_MMR6 = 640, |
| 3598 | MOVN_I_MM = 641, |
| 3599 | MOVZ_I_MM = 642, |
| 3600 | MSUBU_DSP_MM = 643, |
| 3601 | MSUB_DSP_MM = 644, |
| 3602 | MTHI_DSP_MM = 645, |
| 3603 | MTHLIP_MM = 646, |
| 3604 | MTLO_DSP_MM = 647, |
| 3605 | MULEQ_S_W_PHL_MM = 648, |
| 3606 | MULEQ_S_W_PHR_MM = 649, |
| 3607 | MULEU_S_PH_QBL_MM = 650, |
| 3608 | MULEU_S_PH_QBR_MM = 651, |
| 3609 | MULQ_RS_PH_MM = 652, |
| 3610 | MULSAQ_S_W_PH_MM = 653, |
| 3611 | MULTU_DSP_MM = 654, |
| 3612 | MULT_DSP_MM = 655, |
| 3613 | PACKRL_PH_MM = 656, |
| 3614 | PICK_PH_MM = 657, |
| 3615 | PICK_QB_MM = 658, |
| 3616 | PRECEQU_PH_QBLA_MM = 659, |
| 3617 | PRECEQU_PH_QBL_MM = 660, |
| 3618 | PRECEQU_PH_QBRA_MM = 661, |
| 3619 | PRECEQU_PH_QBR_MM = 662, |
| 3620 | PRECEQ_W_PHL_MM = 663, |
| 3621 | PRECEQ_W_PHR_MM = 664, |
| 3622 | PRECEU_PH_QBLA_MM = 665, |
| 3623 | PRECEU_PH_QBL_MM = 666, |
| 3624 | PRECEU_PH_QBRA_MM = 667, |
| 3625 | PRECEU_PH_QBR_MM = 668, |
| 3626 | PRECRQU_S_QB_PH_MM = 669, |
| 3627 | PRECRQ_PH_W_MM = 670, |
| 3628 | PRECRQ_QB_PH_MM = 671, |
| 3629 | PRECRQ_RS_PH_W_MM = 672, |
| 3630 | RADDU_W_QB_MM = 673, |
| 3631 | RDDSP_MM = 674, |
| 3632 | REPLV_PH_MM = 675, |
| 3633 | REPLV_QB_MM = 676, |
| 3634 | REPL_PH_MM = 677, |
| 3635 | REPL_QB_MM = 678, |
| 3636 | SHILOV_MM = 679, |
| 3637 | SHILO_MM = 680, |
| 3638 | SHLLV_PH_MM = 681, |
| 3639 | SHLLV_QB_MM = 682, |
| 3640 | SHLLV_S_PH_MM = 683, |
| 3641 | SHLLV_S_W_MM = 684, |
| 3642 | SHLL_PH_MM = 685, |
| 3643 | SHLL_QB_MM = 686, |
| 3644 | SHLL_S_PH_MM = 687, |
| 3645 | SHLL_S_W_MM = 688, |
| 3646 | SHRAV_PH_MM = 689, |
| 3647 | SHRAV_R_PH_MM = 690, |
| 3648 | SHRAV_R_W_MM = 691, |
| 3649 | SHRA_PH_MM = 692, |
| 3650 | SHRA_R_PH_MM = 693, |
| 3651 | SHRA_R_W_MM = 694, |
| 3652 | SHRLV_QB_MM = 695, |
| 3653 | SHRL_QB_MM = 696, |
| 3654 | SUBQ_PH_MM = 697, |
| 3655 | SUBQ_S_PH_MM = 698, |
| 3656 | SUBQ_S_W_MM = 699, |
| 3657 | SUBU_QB_MM = 700, |
| 3658 | SUBU_S_QB_MM = 701, |
| 3659 | WRDSP_MM = 702, |
| 3660 | ABSQ_S_QB_MMR2 = 703, |
| 3661 | ADDQH_PH_MMR2 = 704, |
| 3662 | ADDQH_R_PH_MMR2 = 705, |
| 3663 | ADDQH_R_W_MMR2 = 706, |
| 3664 | ADDQH_W_MMR2 = 707, |
| 3665 | ADDUH_QB_MMR2 = 708, |
| 3666 | ADDUH_R_QB_MMR2 = 709, |
| 3667 | ADDU_PH_MMR2 = 710, |
| 3668 | ADDU_S_PH_MMR2 = 711, |
| 3669 | APPEND_MMR2 = 712, |
| 3670 | BALIGN_MMR2 = 713, |
| 3671 | CMPGDU_EQ_QB_MMR2 = 714, |
| 3672 | CMPGDU_LE_QB_MMR2 = 715, |
| 3673 | CMPGDU_LT_QB_MMR2 = 716, |
| 3674 | DPA_W_PH_MMR2 = 717, |
| 3675 | DPAQX_SA_W_PH_MMR2 = 718, |
| 3676 | DPAQX_S_W_PH_MMR2 = 719, |
| 3677 | DPAX_W_PH_MMR2 = 720, |
| 3678 | DPS_W_PH_MMR2 = 721, |
| 3679 | DPSQX_S_W_PH_MMR2 = 722, |
| 3680 | DPSQX_SA_W_PH_MMR2 = 723, |
| 3681 | DPSX_W_PH_MMR2 = 724, |
| 3682 | MUL_PH_MMR2 = 725, |
| 3683 | MUL_S_PH_MMR2 = 726, |
| 3684 | MULQ_RS_W_MMR2 = 727, |
| 3685 | MULQ_S_PH_MMR2 = 728, |
| 3686 | MULQ_S_W_MMR2 = 729, |
| 3687 | MULSA_W_PH_MMR2 = 730, |
| 3688 | PRECR_QB_PH_MMR2 = 731, |
| 3689 | PRECR_SRA_PH_W_MMR2 = 732, |
| 3690 | PRECR_SRA_R_PH_W_MMR2 = 733, |
| 3691 | PREPEND_MMR2 = 734, |
| 3692 | SHRA_QB_MMR2 = 735, |
| 3693 | SHRA_R_QB_MMR2 = 736, |
| 3694 | SHRAV_QB_MMR2 = 737, |
| 3695 | SHRAV_R_QB_MMR2 = 738, |
| 3696 | SHRL_PH_MMR2 = 739, |
| 3697 | SHRLV_PH_MMR2 = 740, |
| 3698 | SUBQH_PH_MMR2 = 741, |
| 3699 | SUBQH_R_PH_MMR2 = 742, |
| 3700 | SUBQH_W_MMR2 = 743, |
| 3701 | SUBQH_R_W_MMR2 = 744, |
| 3702 | SUBU_PH_MMR2 = 745, |
| 3703 | SUBU_S_PH_MMR2 = 746, |
| 3704 | SUBUH_QB_MMR2 = 747, |
| 3705 | SUBUH_R_QB_MMR2 = 748, |
| 3706 | BPOSGE32C_MMR3 = 749, |
| 3707 | SCHED_LIST_END = 750 |
| 3708 | }; |
| 3709 | |
| 3710 | } // namespace llvm::Mips::Sched |
| 3711 | |
| 3712 | #endif // GET_INSTRINFO_SCHED_ENUM |
| 3713 | |
| 3714 | #if defined(GET_INSTRINFO_MC_DESC) || defined(GET_INSTRINFO_CTOR_DTOR) |
| 3715 | |
| 3716 | namespace llvm { |
| 3717 | |
| 3718 | struct MipsInstrTable { |
| 3719 | MCInstrDesc Insts[2923]; |
| 3720 | static_assert(alignof(MCInstrDesc) >= alignof(MCPhysReg), "Unwanted padding between Insts and ImplicitOps"); |
| 3721 | MCPhysReg ImplicitOps[68]; |
| 3722 | char Padding[sizeof(MCOperandInfo) - sizeof ImplicitOps % sizeof(MCOperandInfo)]; |
| 3723 | static_assert(alignof(MCInstrDesc) >= alignof(MCOperandInfo), "Unwanted padding between Insts and OperandInfo"); |
| 3724 | MCOperandInfo OperandInfo[1135]; |
| 3725 | }; |
| 3726 | } // namespace llvm |
| 3727 | |
| 3728 | #endif // defined(GET_INSTRINFO_MC_DESC) || defined(GET_INSTRINFO_CTOR_DTOR) |
| 3729 | |
| 3730 | #ifdef GET_INSTRINFO_MC_DESC |
| 3731 | #undef GET_INSTRINFO_MC_DESC |
| 3732 | |
| 3733 | namespace llvm { |
| 3734 | |
| 3735 | static_assert((sizeof MipsInstrTable::ImplicitOps + sizeof MipsInstrTable::Padding) % sizeof(MCOperandInfo) == 0); |
| 3736 | static constexpr unsigned MipsOpInfoBase = (sizeof MipsInstrTable::ImplicitOps + sizeof MipsInstrTable::Padding) / sizeof(MCOperandInfo); |
| 3737 | |
| 3738 | extern const MipsInstrTable MipsDescs = { |
| 3739 | { |
| 3740 | { 2922, 2, 1, 4, 324, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // YIELD |
| 3741 | { 2921, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 576, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x0ULL }, // XorRxRxRy16 |
| 3742 | { 2920, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // XORi_MM |
| 3743 | { 2919, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // XORi64 |
| 3744 | { 2918, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // XORi |
| 3745 | { 2917, 3, 1, 4, 133, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // XOR_V |
| 3746 | { 2916, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // XOR_MMR6 |
| 3747 | { 2915, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // XOR_MM |
| 3748 | { 2914, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // XORI_MMR6 |
| 3749 | { 2913, 3, 1, 4, 25, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // XORI_B |
| 3750 | { 2912, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // XOR64 |
| 3751 | { 2911, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 561, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // XOR16_MMR6 |
| 3752 | { 2910, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 561, 0, 0|(1ULL<<MCID::Commutable), 0x0ULL }, // XOR16_MM |
| 3753 | { 2909, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // XOR |
| 3754 | { 2908, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x6ULL }, // WSBH_MMR6 |
| 3755 | { 2907, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // WSBH_MM |
| 3756 | { 2906, 2, 1, 4, 231, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // WSBH |
| 3757 | { 2905, 2, 1, 4, 312, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x6ULL }, // WRPGPR_MMR6 |
| 3758 | { 2904, 2, 0, 4, 702, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // WRDSP_MM |
| 3759 | { 2903, 2, 0, 4, 536, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // WRDSP |
| 3760 | { 2902, 1, 0, 4, 318, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // WAIT_MMR6 |
| 3761 | { 2901, 1, 0, 4, 311, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // WAIT_MM |
| 3762 | { 2900, 0, 0, 4, 81, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // WAIT |
| 3763 | { 2899, 4, 1, 4, 113, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // VSHF_W |
| 3764 | { 2898, 4, 1, 4, 113, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // VSHF_H |
| 3765 | { 2897, 4, 1, 4, 113, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // VSHF_D |
| 3766 | { 2896, 4, 1, 4, 113, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // VSHF_B |
| 3767 | { 2895, 3, 1, 4, 370, 0, 5, MipsOpInfoBase + 234, 63, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // VMULU |
| 3768 | { 2894, 3, 1, 4, 370, 0, 4, MipsOpInfoBase + 234, 43, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // VMM0 |
| 3769 | { 2893, 3, 1, 4, 370, 0, 3, MipsOpInfoBase + 234, 60, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // V3MULU |
| 3770 | { 2892, 2, 0, 4, 257, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // UDIV_MM |
| 3771 | { 2891, 2, 0, 4, 106, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // UDIV |
| 3772 | { 2890, 2, 0, 4, 82, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TTLTIU |
| 3773 | { 2889, 2, 1, 4, 405, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_S_MMR6 |
| 3774 | { 2888, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_S_MM |
| 3775 | { 2887, 2, 1, 4, 184, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_S |
| 3776 | { 2886, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_MM |
| 3777 | { 2885, 2, 1, 4, 405, 0, 0, MipsOpInfoBase + 629, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_D_MMR6 |
| 3778 | { 2884, 2, 1, 4, 184, 0, 0, MipsOpInfoBase + 629, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_D64 |
| 3779 | { 2883, 2, 1, 4, 184, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_W_D32 |
| 3780 | { 2882, 2, 1, 4, 405, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_L_S_MMR6 |
| 3781 | { 2881, 2, 1, 4, 184, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_L_S |
| 3782 | { 2880, 2, 1, 4, 405, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_L_D_MMR6 |
| 3783 | { 2879, 2, 1, 4, 184, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // TRUNC_L_D64 |
| 3784 | { 2878, 3, 0, 4, 293, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TNE_MM |
| 3785 | { 2877, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TNEI_MM |
| 3786 | { 2876, 2, 0, 4, 82, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TNEI |
| 3787 | { 2875, 3, 0, 4, 280, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TNE |
| 3788 | { 2874, 3, 0, 4, 293, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TLT_MM |
| 3789 | { 2873, 3, 0, 4, 293, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TLTU_MM |
| 3790 | { 2872, 3, 0, 4, 280, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TLTU |
| 3791 | { 2871, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TLTI_MM |
| 3792 | { 2870, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TLTIU_MM |
| 3793 | { 2869, 2, 0, 4, 82, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TLTI |
| 3794 | { 2868, 3, 0, 4, 280, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TLT |
| 3795 | { 2867, 0, 0, 4, 309, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBWR_MM |
| 3796 | { 2866, 0, 0, 4, 306, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBWR |
| 3797 | { 2865, 0, 0, 4, 309, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBWI_MM |
| 3798 | { 2864, 0, 0, 4, 306, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBWI |
| 3799 | { 2863, 0, 0, 4, 309, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBR_MM |
| 3800 | { 2862, 0, 0, 4, 306, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBR |
| 3801 | { 2861, 0, 0, 4, 309, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBP_MM |
| 3802 | { 2860, 0, 0, 4, 306, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBP |
| 3803 | { 2859, 0, 0, 4, 313, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBINV_MMR6 |
| 3804 | { 2858, 0, 0, 4, 313, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBINVF_MMR6 |
| 3805 | { 2857, 0, 0, 4, 87, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBINVF |
| 3806 | { 2856, 0, 0, 4, 87, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBINV |
| 3807 | { 2855, 0, 0, 4, 327, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGWR_MM |
| 3808 | { 2854, 0, 0, 4, 90, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGWR |
| 3809 | { 2853, 0, 0, 4, 327, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGWI_MM |
| 3810 | { 2852, 0, 0, 4, 90, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGWI |
| 3811 | { 2851, 0, 0, 4, 327, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGR_MM |
| 3812 | { 2850, 0, 0, 4, 90, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGR |
| 3813 | { 2849, 0, 0, 4, 327, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGP_MM |
| 3814 | { 2848, 0, 0, 4, 90, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGP |
| 3815 | { 2847, 0, 0, 4, 327, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGINV_MM |
| 3816 | { 2846, 0, 0, 4, 327, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGINVF_MM |
| 3817 | { 2845, 0, 0, 4, 90, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGINVF |
| 3818 | { 2844, 0, 0, 4, 90, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // TLBGINV |
| 3819 | { 2843, 3, 0, 4, 293, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TGE_MM |
| 3820 | { 2842, 3, 0, 4, 293, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TGEU_MM |
| 3821 | { 2841, 3, 0, 4, 83, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TGEU |
| 3822 | { 2840, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TGEI_MM |
| 3823 | { 2839, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TGEIU_MM |
| 3824 | { 2838, 2, 0, 4, 82, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TGEIU |
| 3825 | { 2837, 2, 0, 4, 82, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TGEI |
| 3826 | { 2836, 3, 0, 4, 83, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TGE |
| 3827 | { 2835, 3, 0, 4, 293, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TEQ_MM |
| 3828 | { 2834, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TEQI_MM |
| 3829 | { 2833, 2, 0, 4, 82, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // TEQI |
| 3830 | { 2832, 3, 0, 4, 83, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // TEQ |
| 3831 | { 2831, 3, 0, 4, 348, 0, 0, MipsOpInfoBase + 573, 0, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // SwRxSpImmX16 |
| 3832 | { 2830, 3, 0, 4, 348, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SwRxRyOffMemX16 |
| 3833 | { 2829, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 396, 0, 0|(1ULL<<MCID::Rematerializable), 0x0ULL }, // SubuRxRyRz16 |
| 3834 | { 2828, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 576, 0, 0, 0x0ULL }, // SrlvRxRy16 |
| 3835 | { 2827, 3, 1, 4, 234, 0, 0, MipsOpInfoBase + 520, 0, 0, 0x0ULL }, // SrlX16 |
| 3836 | { 2826, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 576, 0, 0, 0x0ULL }, // SravRxRy16 |
| 3837 | { 2825, 3, 1, 4, 234, 0, 0, MipsOpInfoBase + 520, 0, 0, 0x0ULL }, // SraX16 |
| 3838 | { 2824, 2, 0, 2, 234, 0, 1, MipsOpInfoBase + 394, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltuRxRy16 |
| 3839 | { 2823, 2, 0, 4, 234, 0, 1, MipsOpInfoBase + 568, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltiuRxImmX16 |
| 3840 | { 2822, 2, 0, 2, 234, 0, 1, MipsOpInfoBase + 568, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltiuRxImm16 |
| 3841 | { 2821, 2, 0, 4, 234, 0, 1, MipsOpInfoBase + 568, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltiRxImmX16 |
| 3842 | { 2820, 2, 0, 2, 234, 0, 1, MipsOpInfoBase + 568, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltiRxImm16 |
| 3843 | { 2819, 2, 0, 2, 234, 0, 1, MipsOpInfoBase + 394, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltRxRy16 |
| 3844 | { 2818, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 576, 0, 0, 0x0ULL }, // SllvRxRy16 |
| 3845 | { 2817, 3, 1, 4, 234, 0, 0, MipsOpInfoBase + 520, 0, 0, 0x0ULL }, // SllX16 |
| 3846 | { 2816, 3, 0, 4, 348, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // ShRxRyOffMemX16 |
| 3847 | { 2815, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 1133, 0, 0, 0x0ULL }, // SehRx16 |
| 3848 | { 2814, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 1133, 0, 0, 0x0ULL }, // SebRx16 |
| 3849 | { 2813, 3, 0, 4, 348, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // SbRxRyOffMemX16 |
| 3850 | { 2812, 0, 0, 2, 348, 1, 1, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SaveX16 |
| 3851 | { 2811, 0, 0, 2, 348, 1, 1, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Save16 |
| 3852 | { 2810, 1, 0, 4, 293, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // SYSCALL_MM |
| 3853 | { 2809, 1, 0, 4, 280, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // SYSCALL |
| 3854 | { 2808, 1, 0, 4, 357, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SYNC_MMR6 |
| 3855 | { 2807, 1, 0, 4, 353, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SYNC_MM |
| 3856 | { 2806, 2, 0, 4, 357, 0, 0, MipsOpInfoBase + 1131, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SYNCI_MMR6 |
| 3857 | { 2805, 2, 0, 4, 353, 0, 0, MipsOpInfoBase + 1131, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SYNCI_MM |
| 3858 | { 2804, 2, 0, 4, 98, 0, 0, MipsOpInfoBase + 1131, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SYNCI |
| 3859 | { 2803, 1, 0, 4, 5, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SYNC |
| 3860 | { 2802, 3, 0, 4, 356, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SW_MMR6 |
| 3861 | { 2801, 3, 0, 4, 350, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SW_MM |
| 3862 | { 2800, 3, 0, 4, 397, 0, 0, MipsOpInfoBase + 911, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SWXC1_MM |
| 3863 | { 2799, 3, 0, 4, 219, 0, 0, MipsOpInfoBase + 911, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SWXC1 |
| 3864 | { 2798, 3, 0, 2, 356, 0, 0, MipsOpInfoBase + 908, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SWSP_MMR6 |
| 3865 | { 2797, 3, 0, 2, 350, 0, 0, MipsOpInfoBase + 908, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SWSP_MM |
| 3866 | { 2796, 3, 0, 4, 350, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWR_MM |
| 3867 | { 2795, 3, 0, 4, 344, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWRE_MM |
| 3868 | { 2794, 3, 0, 4, 95, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SWRE |
| 3869 | { 2793, 3, 0, 4, 365, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWR64 |
| 3870 | { 2792, 3, 0, 4, 332, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWR |
| 3871 | { 2791, 4, 0, 4, 350, 0, 0, MipsOpInfoBase + 904, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SWP_MM |
| 3872 | { 2790, 3, 0, 4, 350, 0, 0, MipsOpInfoBase + 357, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SWM32_MM |
| 3873 | { 2789, 3, 0, 2, 356, 0, 0, MipsOpInfoBase + 901, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SWM16_MMR6 |
| 3874 | { 2788, 3, 0, 2, 350, 0, 0, MipsOpInfoBase + 901, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SWM16_MM |
| 3875 | { 2787, 3, 0, 4, 350, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWL_MM |
| 3876 | { 2786, 3, 0, 4, 344, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWLE_MM |
| 3877 | { 2785, 3, 0, 4, 95, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SWLE |
| 3878 | { 2784, 3, 0, 4, 365, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWL64 |
| 3879 | { 2783, 3, 0, 4, 332, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SWL |
| 3880 | { 2782, 3, 0, 4, 344, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SWE_MM |
| 3881 | { 2781, 3, 0, 4, 341, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SWE |
| 3882 | { 2780, 3, 0, 4, 586, 0, 0, MipsOpInfoBase + 891, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SWDSP_MM |
| 3883 | { 2779, 3, 0, 4, 421, 0, 0, MipsOpInfoBase + 891, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SWDSP |
| 3884 | { 2778, 3, 0, 4, 331, 0, 0, MipsOpInfoBase + 849, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SWC3 |
| 3885 | { 2777, 3, 0, 4, 337, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SWC2_R6 |
| 3886 | { 2776, 3, 0, 4, 356, 0, 0, MipsOpInfoBase + 846, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // SWC2_MMR6 |
| 3887 | { 2775, 3, 0, 4, 331, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SWC2 |
| 3888 | { 2774, 3, 0, 4, 397, 0, 0, MipsOpInfoBase + 888, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SWC1_MM |
| 3889 | { 2773, 3, 0, 4, 218, 0, 0, MipsOpInfoBase + 888, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SWC1 |
| 3890 | { 2772, 3, 0, 4, 365, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SW64 |
| 3891 | { 2771, 3, 0, 2, 356, 0, 0, MipsOpInfoBase + 1061, 0, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // SW16_MMR6 |
| 3892 | { 2770, 3, 0, 2, 350, 0, 0, MipsOpInfoBase + 1061, 0, 0|(1ULL<<MCID::MayStore), 0x0ULL }, // SW16_MM |
| 3893 | { 2769, 3, 0, 4, 94, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SW |
| 3894 | { 2768, 3, 0, 4, 397, 0, 0, MipsOpInfoBase + 867, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // SUXC1_MM |
| 3895 | { 2767, 3, 0, 4, 219, 0, 0, MipsOpInfoBase + 867, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // SUXC164 |
| 3896 | { 2766, 3, 0, 4, 219, 0, 0, MipsOpInfoBase + 864, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // SUXC1 |
| 3897 | { 2765, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable), 0x1ULL }, // SUBu_MM |
| 3898 | { 2764, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable), 0x1ULL }, // SUBu |
| 3899 | { 2763, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SUB_MMR6 |
| 3900 | { 2762, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SUB_MM |
| 3901 | { 2761, 3, 1, 4, 17, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SUBV_W |
| 3902 | { 2760, 3, 1, 4, 17, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SUBV_H |
| 3903 | { 2759, 3, 1, 4, 17, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SUBV_D |
| 3904 | { 2758, 3, 1, 4, 17, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SUBV_B |
| 3905 | { 2757, 3, 1, 4, 171, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SUBVI_W |
| 3906 | { 2756, 3, 1, 4, 171, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SUBVI_H |
| 3907 | { 2755, 3, 1, 4, 171, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SUBVI_D |
| 3908 | { 2754, 3, 1, 4, 171, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SUBVI_B |
| 3909 | { 2753, 3, 1, 4, 701, 0, 1, MipsOpInfoBase + 533, 10, 0, 0x6ULL }, // SUBU_S_QB_MM |
| 3910 | { 2752, 3, 1, 4, 535, 0, 1, MipsOpInfoBase + 533, 10, 0, 0x6ULL }, // SUBU_S_QB |
| 3911 | { 2751, 3, 1, 4, 746, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBU_S_PH_MMR2 |
| 3912 | { 2750, 3, 1, 4, 582, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBU_S_PH |
| 3913 | { 2749, 3, 1, 4, 700, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBU_QB_MM |
| 3914 | { 2748, 3, 1, 4, 534, 0, 1, MipsOpInfoBase + 533, 10, 0, 0x6ULL }, // SUBU_QB |
| 3915 | { 2747, 3, 1, 4, 745, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBU_PH_MMR2 |
| 3916 | { 2746, 3, 1, 4, 581, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBU_PH |
| 3917 | { 2745, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable), 0x1ULL }, // SUBU_MMR6 |
| 3918 | { 2744, 3, 1, 4, 748, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBUH_R_QB_MMR2 |
| 3919 | { 2743, 3, 1, 4, 584, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBUH_R_QB |
| 3920 | { 2742, 3, 1, 4, 747, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBUH_QB_MMR2 |
| 3921 | { 2741, 3, 1, 4, 583, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBUH_QB |
| 3922 | { 2740, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 542, 0, 0, 0x0ULL }, // SUBU16_MMR6 |
| 3923 | { 2739, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 542, 0, 0, 0x0ULL }, // SUBU16_MM |
| 3924 | { 2738, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SUBS_U_W |
| 3925 | { 2737, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SUBS_U_H |
| 3926 | { 2736, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SUBS_U_D |
| 3927 | { 2735, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SUBS_U_B |
| 3928 | { 2734, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SUBS_S_W |
| 3929 | { 2733, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SUBS_S_H |
| 3930 | { 2732, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SUBS_S_D |
| 3931 | { 2731, 3, 1, 4, 169, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SUBS_S_B |
| 3932 | { 2730, 3, 1, 4, 170, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SUBSUU_S_W |
| 3933 | { 2729, 3, 1, 4, 170, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SUBSUU_S_H |
| 3934 | { 2728, 3, 1, 4, 170, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SUBSUU_S_D |
| 3935 | { 2727, 3, 1, 4, 170, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SUBSUU_S_B |
| 3936 | { 2726, 3, 1, 4, 20, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SUBSUS_U_W |
| 3937 | { 2725, 3, 1, 4, 20, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SUBSUS_U_H |
| 3938 | { 2724, 3, 1, 4, 20, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SUBSUS_U_D |
| 3939 | { 2723, 3, 1, 4, 20, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SUBSUS_U_B |
| 3940 | { 2722, 3, 1, 4, 699, 0, 1, MipsOpInfoBase + 237, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBQ_S_W_MM |
| 3941 | { 2721, 3, 1, 4, 533, 0, 1, MipsOpInfoBase + 237, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBQ_S_W |
| 3942 | { 2720, 3, 1, 4, 698, 0, 1, MipsOpInfoBase + 533, 10, 0, 0x6ULL }, // SUBQ_S_PH_MM |
| 3943 | { 2719, 3, 1, 4, 532, 0, 1, MipsOpInfoBase + 533, 10, 0, 0x6ULL }, // SUBQ_S_PH |
| 3944 | { 2718, 3, 1, 4, 697, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SUBQ_PH_MM |
| 3945 | { 2717, 3, 1, 4, 531, 0, 1, MipsOpInfoBase + 533, 10, 0, 0x6ULL }, // SUBQ_PH |
| 3946 | { 2716, 3, 1, 4, 743, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SUBQH_W_MMR2 |
| 3947 | { 2715, 3, 1, 4, 579, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SUBQH_W |
| 3948 | { 2714, 3, 1, 4, 744, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SUBQH_R_W_MMR2 |
| 3949 | { 2713, 3, 1, 4, 580, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SUBQH_R_W |
| 3950 | { 2712, 3, 1, 4, 742, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBQH_R_PH_MMR2 |
| 3951 | { 2711, 3, 1, 4, 578, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBQH_R_PH |
| 3952 | { 2710, 3, 1, 4, 741, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBQH_PH_MMR2 |
| 3953 | { 2709, 3, 1, 4, 577, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // SUBQH_PH |
| 3954 | { 2708, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SUB |
| 3955 | { 2707, 3, 0, 4, 220, 0, 0, MipsOpInfoBase + 879, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // ST_W |
| 3956 | { 2706, 3, 0, 4, 220, 0, 0, MipsOpInfoBase + 876, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // ST_H |
| 3957 | { 2705, 3, 0, 4, 220, 0, 0, MipsOpInfoBase + 873, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // ST_D |
| 3958 | { 2704, 3, 0, 4, 220, 0, 0, MipsOpInfoBase + 870, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // ST_B |
| 3959 | { 2703, 0, 0, 4, 237, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SSNOP_MMR6 |
| 3960 | { 2702, 0, 0, 4, 236, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SSNOP_MM |
| 3961 | { 2701, 0, 0, 4, 80, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SSNOP |
| 3962 | { 2700, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SRL_W |
| 3963 | { 2699, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // SRL_MM |
| 3964 | { 2698, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SRL_H |
| 3965 | { 2697, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SRL_D |
| 3966 | { 2696, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SRL_B |
| 3967 | { 2695, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SRLV_MM |
| 3968 | { 2694, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SRLV |
| 3969 | { 2693, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SRLR_W |
| 3970 | { 2692, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SRLR_H |
| 3971 | { 2691, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SRLR_D |
| 3972 | { 2690, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SRLR_B |
| 3973 | { 2689, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SRLRI_W |
| 3974 | { 2688, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SRLRI_H |
| 3975 | { 2687, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SRLRI_D |
| 3976 | { 2686, 3, 1, 4, 180, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SRLRI_B |
| 3977 | { 2685, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SRLI_W |
| 3978 | { 2684, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SRLI_H |
| 3979 | { 2683, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SRLI_D |
| 3980 | { 2682, 3, 1, 4, 178, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SRLI_B |
| 3981 | { 2681, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 527, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SRL16_MMR6 |
| 3982 | { 2680, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 527, 0, 0, 0x0ULL }, // SRL16_MM |
| 3983 | { 2679, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // SRL |
| 3984 | { 2678, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SRA_W |
| 3985 | { 2677, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // SRA_MM |
| 3986 | { 2676, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SRA_H |
| 3987 | { 2675, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SRA_D |
| 3988 | { 2674, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SRA_B |
| 3989 | { 2673, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SRAV_MM |
| 3990 | { 2672, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SRAV |
| 3991 | { 2671, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SRAR_W |
| 3992 | { 2670, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SRAR_H |
| 3993 | { 2669, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SRAR_D |
| 3994 | { 2668, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SRAR_B |
| 3995 | { 2667, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SRARI_W |
| 3996 | { 2666, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SRARI_H |
| 3997 | { 2665, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SRARI_D |
| 3998 | { 2664, 3, 1, 4, 179, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SRARI_B |
| 3999 | { 2663, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SRAI_W |
| 4000 | { 2662, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SRAI_H |
| 4001 | { 2661, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SRAI_D |
| 4002 | { 2660, 3, 1, 4, 177, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SRAI_B |
| 4003 | { 2659, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // SRA |
| 4004 | { 2658, 3, 1, 4, 39, 0, 0, MipsOpInfoBase + 1128, 0, 0, 0x6ULL }, // SPLAT_W |
| 4005 | { 2657, 3, 1, 4, 39, 0, 0, MipsOpInfoBase + 1125, 0, 0, 0x6ULL }, // SPLAT_H |
| 4006 | { 2656, 3, 1, 4, 39, 0, 0, MipsOpInfoBase + 1122, 0, 0, 0x6ULL }, // SPLAT_D |
| 4007 | { 2655, 3, 1, 4, 39, 0, 0, MipsOpInfoBase + 1119, 0, 0, 0x6ULL }, // SPLAT_B |
| 4008 | { 2654, 3, 1, 4, 40, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SPLATI_W |
| 4009 | { 2653, 3, 1, 4, 40, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SPLATI_H |
| 4010 | { 2652, 3, 1, 4, 40, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SPLATI_D |
| 4011 | { 2651, 3, 1, 4, 40, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SPLATI_B |
| 4012 | { 2650, 3, 1, 4, 370, 0, 0, MipsOpInfoBase + 231, 0, 0, 0x2ULL }, // SNEi |
| 4013 | { 2649, 3, 1, 4, 370, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x1ULL }, // SNE |
| 4014 | { 2648, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SLTu_MM |
| 4015 | { 2647, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 1113, 0, 0, 0x1ULL }, // SLTu64 |
| 4016 | { 2646, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SLTu |
| 4017 | { 2645, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x2ULL }, // SLTiu_MM |
| 4018 | { 2644, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 1116, 0, 0, 0x2ULL }, // SLTiu64 |
| 4019 | { 2643, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x2ULL }, // SLTiu |
| 4020 | { 2642, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x2ULL }, // SLTi_MM |
| 4021 | { 2641, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 1116, 0, 0, 0x2ULL }, // SLTi64 |
| 4022 | { 2640, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x2ULL }, // SLTi |
| 4023 | { 2639, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SLT_MM |
| 4024 | { 2638, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 1113, 0, 0, 0x1ULL }, // SLT64 |
| 4025 | { 2637, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SLT |
| 4026 | { 2636, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // SLL_W |
| 4027 | { 2635, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SLL_MMR6 |
| 4028 | { 2634, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // SLL_MM |
| 4029 | { 2633, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // SLL_H |
| 4030 | { 2632, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // SLL_D |
| 4031 | { 2631, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // SLL_B |
| 4032 | { 2630, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SLLV_MM |
| 4033 | { 2629, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // SLLV |
| 4034 | { 2628, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SLLI_W |
| 4035 | { 2627, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SLLI_H |
| 4036 | { 2626, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SLLI_D |
| 4037 | { 2625, 3, 1, 4, 181, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SLLI_B |
| 4038 | { 2624, 2, 1, 4, 238, 0, 0, MipsOpInfoBase + 385, 0, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // SLL64_64 |
| 4039 | { 2623, 2, 1, 4, 238, 0, 0, MipsOpInfoBase + 746, 0, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // SLL64_32 |
| 4040 | { 2622, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 527, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLL16_MMR6 |
| 4041 | { 2621, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 527, 0, 0, 0x0ULL }, // SLL16_MM |
| 4042 | { 2620, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // SLL |
| 4043 | { 2619, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 1109, 0, 0, 0x6ULL }, // SLD_W |
| 4044 | { 2618, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 1105, 0, 0, 0x6ULL }, // SLD_H |
| 4045 | { 2617, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 1101, 0, 0, 0x6ULL }, // SLD_D |
| 4046 | { 2616, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 1097, 0, 0, 0x6ULL }, // SLD_B |
| 4047 | { 2615, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 602, 0, 0, 0x6ULL }, // SLDI_W |
| 4048 | { 2614, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 598, 0, 0, 0x6ULL }, // SLDI_H |
| 4049 | { 2613, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 594, 0, 0, 0x6ULL }, // SLDI_D |
| 4050 | { 2612, 4, 1, 4, 117, 0, 0, MipsOpInfoBase + 590, 0, 0, 0x6ULL }, // SLDI_B |
| 4051 | { 2611, 1, 0, 4, 294, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SIGRIE_MMR6 |
| 4052 | { 2610, 1, 0, 4, 283, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SIGRIE |
| 4053 | { 2609, 3, 0, 4, 356, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SH_MMR6 |
| 4054 | { 2608, 3, 0, 4, 350, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SH_MM |
| 4055 | { 2607, 3, 1, 4, 696, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRL_QB_MM |
| 4056 | { 2606, 3, 1, 4, 530, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRL_QB |
| 4057 | { 2605, 3, 1, 4, 739, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRL_PH_MMR2 |
| 4058 | { 2604, 3, 1, 4, 575, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRL_PH |
| 4059 | { 2603, 3, 1, 4, 695, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRLV_QB_MM |
| 4060 | { 2602, 3, 1, 4, 529, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRLV_QB |
| 4061 | { 2601, 3, 1, 4, 740, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRLV_PH_MMR2 |
| 4062 | { 2600, 3, 1, 4, 576, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRLV_PH |
| 4063 | { 2599, 3, 1, 4, 694, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_R_W_MM |
| 4064 | { 2598, 3, 1, 4, 528, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_R_W |
| 4065 | { 2597, 3, 1, 4, 736, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_R_QB_MMR2 |
| 4066 | { 2596, 3, 1, 4, 572, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_R_QB |
| 4067 | { 2595, 3, 1, 4, 693, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_R_PH_MM |
| 4068 | { 2594, 3, 1, 4, 527, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_R_PH |
| 4069 | { 2593, 3, 1, 4, 735, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_QB_MMR2 |
| 4070 | { 2592, 3, 1, 4, 571, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_QB |
| 4071 | { 2591, 3, 1, 4, 692, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_PH_MM |
| 4072 | { 2590, 3, 1, 4, 526, 0, 0, MipsOpInfoBase + 1094, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHRA_PH |
| 4073 | { 2589, 3, 1, 4, 691, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SHRAV_R_W_MM |
| 4074 | { 2588, 3, 1, 4, 525, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SHRAV_R_W |
| 4075 | { 2587, 3, 1, 4, 738, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_R_QB_MMR2 |
| 4076 | { 2586, 3, 1, 4, 574, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_R_QB |
| 4077 | { 2585, 3, 1, 4, 690, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_R_PH_MM |
| 4078 | { 2584, 3, 1, 4, 524, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_R_PH |
| 4079 | { 2583, 3, 1, 4, 737, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_QB_MMR2 |
| 4080 | { 2582, 3, 1, 4, 573, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_QB |
| 4081 | { 2581, 3, 1, 4, 689, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_PH_MM |
| 4082 | { 2580, 3, 1, 4, 523, 0, 0, MipsOpInfoBase + 1091, 0, 0, 0x6ULL }, // SHRAV_PH |
| 4083 | { 2579, 3, 1, 4, 688, 0, 1, MipsOpInfoBase + 240, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_S_W_MM |
| 4084 | { 2578, 3, 1, 4, 522, 0, 1, MipsOpInfoBase + 240, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_S_W |
| 4085 | { 2577, 3, 1, 4, 687, 0, 1, MipsOpInfoBase + 1094, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_S_PH_MM |
| 4086 | { 2576, 3, 1, 4, 521, 0, 1, MipsOpInfoBase + 1094, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_S_PH |
| 4087 | { 2575, 3, 1, 4, 686, 0, 1, MipsOpInfoBase + 1094, 59, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_QB_MM |
| 4088 | { 2574, 3, 1, 4, 520, 0, 1, MipsOpInfoBase + 1094, 59, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_QB |
| 4089 | { 2573, 3, 1, 4, 685, 0, 1, MipsOpInfoBase + 1094, 59, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_PH_MM |
| 4090 | { 2572, 3, 1, 4, 519, 0, 1, MipsOpInfoBase + 1094, 59, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLL_PH |
| 4091 | { 2571, 3, 1, 4, 684, 0, 1, MipsOpInfoBase + 237, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_S_W_MM |
| 4092 | { 2570, 3, 1, 4, 518, 0, 1, MipsOpInfoBase + 237, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_S_W |
| 4093 | { 2569, 3, 1, 4, 683, 0, 1, MipsOpInfoBase + 1091, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_S_PH_MM |
| 4094 | { 2568, 3, 1, 4, 517, 0, 1, MipsOpInfoBase + 1091, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_S_PH |
| 4095 | { 2567, 3, 1, 4, 682, 0, 1, MipsOpInfoBase + 1091, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_QB_MM |
| 4096 | { 2566, 3, 1, 4, 516, 0, 1, MipsOpInfoBase + 1091, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_QB |
| 4097 | { 2565, 3, 1, 4, 681, 0, 1, MipsOpInfoBase + 1091, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_PH_MM |
| 4098 | { 2564, 3, 1, 4, 515, 0, 1, MipsOpInfoBase + 1091, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHLLV_PH |
| 4099 | { 2563, 3, 1, 4, 680, 0, 0, MipsOpInfoBase + 1088, 0, 0, 0x6ULL }, // SHILO_MM |
| 4100 | { 2562, 3, 1, 4, 679, 0, 0, MipsOpInfoBase + 1026, 0, 0, 0x6ULL }, // SHILOV_MM |
| 4101 | { 2561, 3, 1, 4, 513, 0, 0, MipsOpInfoBase + 1026, 0, 0, 0x6ULL }, // SHILOV |
| 4102 | { 2560, 3, 1, 4, 514, 0, 0, MipsOpInfoBase + 1088, 0, 0, 0x6ULL }, // SHILO |
| 4103 | { 2559, 3, 1, 4, 131, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SHF_W |
| 4104 | { 2558, 3, 1, 4, 131, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SHF_H |
| 4105 | { 2557, 3, 1, 4, 131, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SHF_B |
| 4106 | { 2556, 3, 0, 4, 344, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SHE_MM |
| 4107 | { 2555, 3, 0, 4, 341, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SHE |
| 4108 | { 2554, 3, 0, 4, 365, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SH64 |
| 4109 | { 2553, 3, 0, 2, 356, 0, 0, MipsOpInfoBase + 1061, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SH16_MMR6 |
| 4110 | { 2552, 3, 0, 2, 350, 0, 0, MipsOpInfoBase + 1061, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SH16_MM |
| 4111 | { 2551, 3, 0, 4, 94, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SH |
| 4112 | { 2550, 3, 1, 4, 370, 0, 0, MipsOpInfoBase + 231, 0, 0, 0x2ULL }, // SEQi |
| 4113 | { 2549, 3, 1, 4, 370, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x1ULL }, // SEQ |
| 4114 | { 2548, 4, 1, 4, 413, 0, 0, MipsOpInfoBase + 1084, 0, 0, 0x6ULL }, // SEL_S_MMR6 |
| 4115 | { 2547, 4, 1, 4, 381, 0, 0, MipsOpInfoBase + 1084, 0, 0, 0x6ULL }, // SEL_S |
| 4116 | { 2546, 4, 1, 4, 413, 0, 0, MipsOpInfoBase + 1080, 0, 0, 0x6ULL }, // SEL_D_MMR6 |
| 4117 | { 2545, 4, 1, 4, 381, 0, 0, MipsOpInfoBase + 1080, 0, 0, 0x6ULL }, // SEL_D |
| 4118 | { 2544, 3, 1, 4, 412, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELNEZ_S_MMR6 |
| 4119 | { 2543, 3, 1, 4, 380, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELNEZ_S |
| 4120 | { 2542, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SELNEZ_MMR6 |
| 4121 | { 2541, 3, 1, 4, 412, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELNEZ_D_MMR6 |
| 4122 | { 2540, 3, 1, 4, 380, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELNEZ_D |
| 4123 | { 2539, 3, 1, 4, 241, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x6ULL }, // SELNEZ64 |
| 4124 | { 2538, 3, 1, 4, 233, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SELNEZ |
| 4125 | { 2537, 3, 1, 4, 412, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELEQZ_S_MMR6 |
| 4126 | { 2536, 3, 1, 4, 380, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELEQZ_S |
| 4127 | { 2535, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SELEQZ_MMR6 |
| 4128 | { 2534, 3, 1, 4, 412, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELEQZ_D_MMR6 |
| 4129 | { 2533, 3, 1, 4, 380, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SELEQZ_D |
| 4130 | { 2532, 3, 1, 4, 241, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x6ULL }, // SELEQZ64 |
| 4131 | { 2531, 3, 1, 4, 233, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // SELEQZ |
| 4132 | { 2530, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // SEH_MM |
| 4133 | { 2529, 2, 1, 4, 238, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // SEH64 |
| 4134 | { 2528, 2, 1, 4, 228, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // SEH |
| 4135 | { 2527, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // SEB_MM |
| 4136 | { 2526, 2, 1, 4, 238, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // SEB64 |
| 4137 | { 2525, 2, 1, 4, 228, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // SEB |
| 4138 | { 2524, 3, 0, 4, 219, 0, 0, MipsOpInfoBase + 867, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDXC164 |
| 4139 | { 2523, 3, 0, 4, 219, 0, 0, MipsOpInfoBase + 864, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDXC1 |
| 4140 | { 2522, 3, 0, 4, 366, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SDR |
| 4141 | { 2521, 3, 0, 4, 366, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SDL |
| 4142 | { 2520, 2, 0, 4, 256, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SDIV_MM |
| 4143 | { 2519, 2, 0, 4, 104, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SDIV |
| 4144 | { 2518, 3, 0, 4, 94, 0, 0, MipsOpInfoBase + 849, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDC3 |
| 4145 | { 2517, 3, 0, 4, 337, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SDC2_R6 |
| 4146 | { 2516, 3, 0, 4, 356, 0, 0, MipsOpInfoBase + 846, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // SDC2_MMR6 |
| 4147 | { 2515, 3, 0, 4, 331, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDC2 |
| 4148 | { 2514, 3, 0, 4, 397, 0, 0, MipsOpInfoBase + 840, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDC1_MM_D64 |
| 4149 | { 2513, 3, 0, 4, 397, 0, 0, MipsOpInfoBase + 492, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDC1_MM_D32 |
| 4150 | { 2512, 3, 0, 4, 418, 0, 0, MipsOpInfoBase + 840, 0, 0|(1ULL<<MCID::MayStore), 0x6ULL }, // SDC1_D64_MMR6 |
| 4151 | { 2511, 3, 0, 4, 218, 0, 0, MipsOpInfoBase + 840, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDC164 |
| 4152 | { 2510, 3, 0, 4, 218, 0, 0, MipsOpInfoBase + 492, 0, 0|(1ULL<<MCID::MayStore), 0x5ULL }, // SDC1 |
| 4153 | { 2509, 1, 0, 4, 285, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // SDBBP_R6 |
| 4154 | { 2508, 1, 0, 4, 297, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SDBBP_MMR6 |
| 4155 | { 2507, 1, 0, 4, 293, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // SDBBP_MM |
| 4156 | { 2506, 1, 0, 2, 297, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDBBP16_MMR6 |
| 4157 | { 2505, 1, 0, 2, 293, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDBBP16_MM |
| 4158 | { 2504, 1, 0, 4, 82, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // SDBBP |
| 4159 | { 2503, 3, 0, 4, 1, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SD |
| 4160 | { 2502, 4, 1, 4, 338, 0, 0, MipsOpInfoBase + 1068, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SC_R6 |
| 4161 | { 2501, 4, 1, 4, 334, 0, 0, MipsOpInfoBase + 1064, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SC_MMR6 |
| 4162 | { 2500, 4, 1, 4, 350, 0, 0, MipsOpInfoBase + 1064, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SC_MM |
| 4163 | { 2499, 4, 1, 4, 344, 0, 0, MipsOpInfoBase + 1064, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SCE_MM |
| 4164 | { 2498, 4, 1, 4, 341, 0, 0, MipsOpInfoBase + 1064, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SCE |
| 4165 | { 2497, 4, 1, 4, 2, 0, 0, MipsOpInfoBase + 1076, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SCD_R6 |
| 4166 | { 2496, 4, 1, 4, 364, 0, 0, MipsOpInfoBase + 1072, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SCD |
| 4167 | { 2495, 4, 1, 4, 2, 0, 0, MipsOpInfoBase + 1068, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SC64_R6 |
| 4168 | { 2494, 4, 1, 4, 364, 0, 0, MipsOpInfoBase + 1064, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SC64 |
| 4169 | { 2493, 4, 1, 4, 333, 0, 0, MipsOpInfoBase + 1064, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SC |
| 4170 | { 2492, 3, 0, 4, 356, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SB_MMR6 |
| 4171 | { 2491, 3, 0, 4, 344, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SB_MM |
| 4172 | { 2490, 3, 0, 4, 344, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // SBE_MM |
| 4173 | { 2489, 3, 0, 4, 341, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // SBE |
| 4174 | { 2488, 3, 0, 4, 365, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SB64 |
| 4175 | { 2487, 3, 0, 2, 356, 0, 0, MipsOpInfoBase + 1061, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SB16_MMR6 |
| 4176 | { 2486, 3, 0, 2, 350, 0, 0, MipsOpInfoBase + 1061, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SB16_MM |
| 4177 | { 2485, 3, 0, 4, 94, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayStore), 0x2ULL }, // SB |
| 4178 | { 2484, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SAT_U_W |
| 4179 | { 2483, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SAT_U_H |
| 4180 | { 2482, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SAT_U_D |
| 4181 | { 2481, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SAT_U_B |
| 4182 | { 2480, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // SAT_S_W |
| 4183 | { 2479, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // SAT_S_H |
| 4184 | { 2478, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // SAT_S_D |
| 4185 | { 2477, 3, 1, 4, 23, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // SAT_S_B |
| 4186 | { 2476, 2, 0, 4, 372, 0, 0, MipsOpInfoBase + 385, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SAAD |
| 4187 | { 2475, 2, 0, 4, 372, 0, 0, MipsOpInfoBase + 385, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // SAA |
| 4188 | { 2474, 0, 0, 2, 347, 1, 1, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // RestoreX16 |
| 4189 | { 2473, 0, 0, 2, 347, 1, 1, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Restore16 |
| 4190 | { 2472, 2, 1, 4, 395, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RSQRT_S_MM |
| 4191 | { 2471, 2, 1, 4, 198, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RSQRT_S |
| 4192 | { 2470, 2, 1, 4, 396, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RSQRT_D64_MM |
| 4193 | { 2469, 2, 1, 4, 197, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RSQRT_D64 |
| 4194 | { 2468, 2, 1, 4, 396, 1, 0, MipsOpInfoBase + 754, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RSQRT_D32_MM |
| 4195 | { 2467, 2, 1, 4, 197, 1, 0, MipsOpInfoBase + 754, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RSQRT_D32 |
| 4196 | { 2466, 2, 1, 4, 406, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_S_MMR6 |
| 4197 | { 2465, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_S_MM |
| 4198 | { 2464, 2, 1, 4, 226, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_S |
| 4199 | { 2463, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_MM |
| 4200 | { 2462, 2, 1, 4, 406, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_D_MMR6 |
| 4201 | { 2461, 2, 1, 4, 226, 0, 0, MipsOpInfoBase + 629, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_D64 |
| 4202 | { 2460, 2, 1, 4, 226, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_W_D32 |
| 4203 | { 2459, 2, 1, 4, 406, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_L_S_MMR6 |
| 4204 | { 2458, 2, 1, 4, 226, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_L_S |
| 4205 | { 2457, 2, 1, 4, 406, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_L_D_MMR6 |
| 4206 | { 2456, 2, 1, 4, 226, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // ROUND_L_D64 |
| 4207 | { 2455, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // ROTR_MM |
| 4208 | { 2454, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // ROTRV_MM |
| 4209 | { 2453, 3, 1, 4, 227, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x1ULL }, // ROTRV |
| 4210 | { 2452, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0, 0x1ULL }, // ROTR |
| 4211 | { 2451, 2, 1, 4, 414, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // RINT_S_MMR6 |
| 4212 | { 2450, 2, 1, 4, 62, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // RINT_S |
| 4213 | { 2449, 2, 1, 4, 414, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // RINT_D_MMR6 |
| 4214 | { 2448, 2, 1, 4, 62, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // RINT_D |
| 4215 | { 2447, 2, 1, 4, 678, 0, 0, MipsOpInfoBase + 1059, 0, 0, 0x6ULL }, // REPL_QB_MM |
| 4216 | { 2446, 2, 1, 4, 512, 0, 0, MipsOpInfoBase + 1059, 0, 0, 0x6ULL }, // REPL_QB |
| 4217 | { 2445, 2, 1, 4, 677, 0, 0, MipsOpInfoBase + 1059, 0, 0, 0x6ULL }, // REPL_PH_MM |
| 4218 | { 2444, 2, 1, 4, 511, 0, 0, MipsOpInfoBase + 1059, 0, 0, 0x6ULL }, // REPL_PH |
| 4219 | { 2443, 2, 1, 4, 676, 0, 0, MipsOpInfoBase + 1057, 0, 0, 0x6ULL }, // REPLV_QB_MM |
| 4220 | { 2442, 2, 1, 4, 510, 0, 0, MipsOpInfoBase + 1057, 0, 0, 0x6ULL }, // REPLV_QB |
| 4221 | { 2441, 2, 1, 4, 675, 0, 0, MipsOpInfoBase + 1057, 0, 0, 0x6ULL }, // REPLV_PH_MM |
| 4222 | { 2440, 2, 1, 4, 509, 0, 0, MipsOpInfoBase + 1057, 0, 0, 0x6ULL }, // REPLV_PH |
| 4223 | { 2439, 2, 1, 4, 395, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RECIP_S_MM |
| 4224 | { 2438, 2, 1, 4, 198, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RECIP_S |
| 4225 | { 2437, 2, 1, 4, 396, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RECIP_D64_MM |
| 4226 | { 2436, 2, 1, 4, 197, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RECIP_D64 |
| 4227 | { 2435, 2, 1, 4, 396, 1, 0, MipsOpInfoBase + 754, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RECIP_D32_MM |
| 4228 | { 2434, 2, 1, 4, 197, 1, 0, MipsOpInfoBase + 754, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // RECIP_D32 |
| 4229 | { 2433, 2, 1, 4, 312, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // RDPGPR_MMR6 |
| 4230 | { 2432, 3, 1, 4, 262, 0, 0, MipsOpInfoBase + 1051, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // RDHWR_MMR6 |
| 4231 | { 2431, 3, 1, 4, 259, 0, 0, MipsOpInfoBase + 1051, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // RDHWR_MM |
| 4232 | { 2430, 3, 1, 4, 269, 0, 0, MipsOpInfoBase + 1054, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // RDHWR64 |
| 4233 | { 2429, 3, 1, 4, 247, 0, 0, MipsOpInfoBase + 1051, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // RDHWR |
| 4234 | { 2428, 2, 1, 4, 674, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // RDDSP_MM |
| 4235 | { 2427, 2, 1, 4, 508, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // RDDSP |
| 4236 | { 2426, 2, 1, 4, 673, 0, 0, MipsOpInfoBase + 1039, 0, 0, 0x6ULL }, // RADDU_W_QB_MM |
| 4237 | { 2425, 2, 1, 4, 507, 0, 0, MipsOpInfoBase + 1039, 0, 0, 0x6ULL }, // RADDU_W_QB |
| 4238 | { 2424, 3, 1, 4, 190, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // PUU_PS64 |
| 4239 | { 2423, 3, 1, 4, 190, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // PUL_PS64 |
| 4240 | { 2422, 4, 1, 4, 734, 0, 0, MipsOpInfoBase + 564, 0, 0, 0x6ULL }, // PREPEND_MMR2 |
| 4241 | { 2421, 4, 1, 4, 570, 0, 0, MipsOpInfoBase + 564, 0, 0, 0x6ULL }, // PREPEND |
| 4242 | { 2420, 3, 0, 4, 4, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREF_R6 |
| 4243 | { 2419, 3, 0, 4, 358, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREF_MMR6 |
| 4244 | { 2418, 3, 0, 4, 351, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREF_MM |
| 4245 | { 2417, 3, 0, 4, 351, 0, 0, MipsOpInfoBase + 1048, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREFX_MM |
| 4246 | { 2416, 3, 0, 4, 345, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREFE_MM |
| 4247 | { 2415, 3, 0, 4, 342, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREFE |
| 4248 | { 2414, 3, 0, 4, 96, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PREF |
| 4249 | { 2413, 4, 1, 4, 733, 0, 0, MipsOpInfoBase + 1044, 0, 0, 0x6ULL }, // PRECR_SRA_R_PH_W_MMR2 |
| 4250 | { 2412, 4, 1, 4, 569, 0, 0, MipsOpInfoBase + 1044, 0, 0, 0x6ULL }, // PRECR_SRA_R_PH_W |
| 4251 | { 2411, 4, 1, 4, 732, 0, 0, MipsOpInfoBase + 1044, 0, 0, 0x6ULL }, // PRECR_SRA_PH_W_MMR2 |
| 4252 | { 2410, 4, 1, 4, 568, 0, 0, MipsOpInfoBase + 1044, 0, 0, 0x6ULL }, // PRECR_SRA_PH_W |
| 4253 | { 2409, 3, 1, 4, 731, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PRECR_QB_PH_MMR2 |
| 4254 | { 2408, 3, 1, 4, 567, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PRECR_QB_PH |
| 4255 | { 2407, 3, 1, 4, 672, 0, 1, MipsOpInfoBase + 1041, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PRECRQ_RS_PH_W_MM |
| 4256 | { 2406, 3, 1, 4, 506, 0, 1, MipsOpInfoBase + 1041, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PRECRQ_RS_PH_W |
| 4257 | { 2405, 3, 1, 4, 671, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // PRECRQ_QB_PH_MM |
| 4258 | { 2404, 3, 1, 4, 505, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // PRECRQ_QB_PH |
| 4259 | { 2403, 3, 1, 4, 670, 0, 0, MipsOpInfoBase + 1041, 0, 0, 0x6ULL }, // PRECRQ_PH_W_MM |
| 4260 | { 2402, 3, 1, 4, 504, 0, 0, MipsOpInfoBase + 1041, 0, 0, 0x6ULL }, // PRECRQ_PH_W |
| 4261 | { 2401, 3, 1, 4, 669, 0, 1, MipsOpInfoBase + 533, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PRECRQU_S_QB_PH_MM |
| 4262 | { 2400, 3, 1, 4, 503, 0, 1, MipsOpInfoBase + 533, 59, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PRECRQU_S_QB_PH |
| 4263 | { 2399, 2, 1, 4, 668, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBR_MM |
| 4264 | { 2398, 2, 1, 4, 667, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBRA_MM |
| 4265 | { 2397, 2, 1, 4, 501, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBRA |
| 4266 | { 2396, 2, 1, 4, 502, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBR |
| 4267 | { 2395, 2, 1, 4, 666, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBL_MM |
| 4268 | { 2394, 2, 1, 4, 665, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBLA_MM |
| 4269 | { 2393, 2, 1, 4, 499, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBLA |
| 4270 | { 2392, 2, 1, 4, 500, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEU_PH_QBL |
| 4271 | { 2391, 2, 1, 4, 664, 0, 0, MipsOpInfoBase + 1039, 0, 0, 0x6ULL }, // PRECEQ_W_PHR_MM |
| 4272 | { 2390, 2, 1, 4, 498, 0, 0, MipsOpInfoBase + 1039, 0, 0, 0x6ULL }, // PRECEQ_W_PHR |
| 4273 | { 2389, 2, 1, 4, 663, 0, 0, MipsOpInfoBase + 1039, 0, 0, 0x6ULL }, // PRECEQ_W_PHL_MM |
| 4274 | { 2388, 2, 1, 4, 497, 0, 0, MipsOpInfoBase + 1039, 0, 0, 0x6ULL }, // PRECEQ_W_PHL |
| 4275 | { 2387, 2, 1, 4, 662, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBR_MM |
| 4276 | { 2386, 2, 1, 4, 661, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBRA_MM |
| 4277 | { 2385, 2, 1, 4, 495, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBRA |
| 4278 | { 2384, 2, 1, 4, 496, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBR |
| 4279 | { 2383, 2, 1, 4, 660, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBL_MM |
| 4280 | { 2382, 2, 1, 4, 659, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBLA_MM |
| 4281 | { 2381, 2, 1, 4, 493, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBLA |
| 4282 | { 2380, 2, 1, 4, 494, 0, 0, MipsOpInfoBase + 523, 0, 0, 0x6ULL }, // PRECEQU_PH_QBL |
| 4283 | { 2379, 2, 1, 4, 370, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // POP |
| 4284 | { 2378, 3, 1, 4, 190, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // PLU_PS64 |
| 4285 | { 2377, 3, 1, 4, 190, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // PLL_PS64 |
| 4286 | { 2376, 3, 1, 4, 658, 1, 0, MipsOpInfoBase + 533, 15, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // PICK_QB_MM |
| 4287 | { 2375, 3, 1, 4, 492, 1, 0, MipsOpInfoBase + 533, 15, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // PICK_QB |
| 4288 | { 2374, 3, 1, 4, 657, 1, 0, MipsOpInfoBase + 533, 15, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // PICK_PH_MM |
| 4289 | { 2373, 3, 1, 4, 491, 1, 0, MipsOpInfoBase + 533, 15, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // PICK_PH |
| 4290 | { 2372, 2, 1, 4, 121, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // PCNT_W |
| 4291 | { 2371, 2, 1, 4, 121, 0, 0, MipsOpInfoBase + 1035, 0, 0, 0x6ULL }, // PCNT_H |
| 4292 | { 2370, 2, 1, 4, 121, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // PCNT_D |
| 4293 | { 2369, 2, 1, 4, 121, 0, 0, MipsOpInfoBase + 957, 0, 0, 0x6ULL }, // PCNT_B |
| 4294 | { 2368, 3, 1, 4, 35, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // PCKOD_W |
| 4295 | { 2367, 3, 1, 4, 35, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // PCKOD_H |
| 4296 | { 2366, 3, 1, 4, 35, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // PCKOD_D |
| 4297 | { 2365, 3, 1, 4, 35, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // PCKOD_B |
| 4298 | { 2364, 3, 1, 4, 34, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // PCKEV_W |
| 4299 | { 2363, 3, 1, 4, 34, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // PCKEV_H |
| 4300 | { 2362, 3, 1, 4, 34, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // PCKEV_D |
| 4301 | { 2361, 3, 1, 4, 34, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // PCKEV_B |
| 4302 | { 2360, 0, 0, 4, 318, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PAUSE_MMR6 |
| 4303 | { 2359, 0, 0, 4, 311, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // PAUSE_MM |
| 4304 | { 2358, 0, 0, 4, 84, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // PAUSE |
| 4305 | { 2357, 3, 1, 4, 656, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // PACKRL_PH_MM |
| 4306 | { 2356, 3, 1, 4, 490, 0, 0, MipsOpInfoBase + 533, 0, 0, 0x6ULL }, // PACKRL_PH |
| 4307 | { 2355, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 576, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x0ULL }, // OrRxRxRy16 |
| 4308 | { 2354, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ORi_MM |
| 4309 | { 2353, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ORi64 |
| 4310 | { 2352, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ORi |
| 4311 | { 2351, 3, 1, 4, 133, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // OR_V |
| 4312 | { 2350, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // OR_MMR6 |
| 4313 | { 2349, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // OR_MM |
| 4314 | { 2348, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ORI_MMR6 |
| 4315 | { 2347, 3, 1, 4, 25, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // ORI_B |
| 4316 | { 2346, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // OR64 |
| 4317 | { 2345, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 561, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // OR16_MMR6 |
| 4318 | { 2344, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 561, 0, 0|(1ULL<<MCID::Commutable), 0x0ULL }, // OR16_MM |
| 4319 | { 2343, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // OR |
| 4320 | { 2342, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 394, 0, 0, 0x0ULL }, // NotRxRy16 |
| 4321 | { 2341, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 394, 0, 0, 0x0ULL }, // NegRxRy16 |
| 4322 | { 2340, 2, 1, 2, 237, 0, 0, MipsOpInfoBase + 1037, 0, 0, 0x0ULL }, // NOT16_MMR6 |
| 4323 | { 2339, 2, 1, 2, 236, 0, 0, MipsOpInfoBase + 1037, 0, 0, 0x0ULL }, // NOT16_MM |
| 4324 | { 2338, 3, 1, 4, 133, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // NOR_V |
| 4325 | { 2337, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // NOR_MMR6 |
| 4326 | { 2336, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // NOR_MM |
| 4327 | { 2335, 3, 1, 4, 25, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // NORI_B |
| 4328 | { 2334, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // NOR64 |
| 4329 | { 2333, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // NOR |
| 4330 | { 2332, 4, 1, 4, 383, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMSUB_S_MM |
| 4331 | { 2331, 4, 1, 4, 375, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMSUB_S |
| 4332 | { 2330, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 933, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMSUB_D64 |
| 4333 | { 2329, 4, 1, 4, 383, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMSUB_D32_MM |
| 4334 | { 2328, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMSUB_D32 |
| 4335 | { 2327, 4, 1, 4, 383, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMADD_S_MM |
| 4336 | { 2326, 4, 1, 4, 375, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMADD_S |
| 4337 | { 2325, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 933, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMADD_D64 |
| 4338 | { 2324, 4, 1, 4, 383, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMADD_D32_MM |
| 4339 | { 2323, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // NMADD_D32 |
| 4340 | { 2322, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // NLZC_W |
| 4341 | { 2321, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 1035, 0, 0, 0x6ULL }, // NLZC_H |
| 4342 | { 2320, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // NLZC_D |
| 4343 | { 2319, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 957, 0, 0, 0x6ULL }, // NLZC_B |
| 4344 | { 2318, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // NLOC_W |
| 4345 | { 2317, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 1035, 0, 0, 0x6ULL }, // NLOC_H |
| 4346 | { 2316, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // NLOC_D |
| 4347 | { 2315, 2, 1, 4, 24, 0, 0, MipsOpInfoBase + 957, 0, 0, 0x6ULL }, // NLOC_B |
| 4348 | { 2314, 0, 0, 4, 274, 0, 1, MipsOpInfoBase + 1, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // NAL |
| 4349 | { 2313, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 1033, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MoveR3216 |
| 4350 | { 2312, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 1031, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Move32R16 |
| 4351 | { 2311, 1, 1, 2, 234, 1, 0, MipsOpInfoBase + 833, 41, 0, 0x0ULL }, // Mflo16 |
| 4352 | { 2310, 1, 1, 2, 234, 1, 0, MipsOpInfoBase + 833, 39, 0|(1ULL<<MCID::MoveReg), 0x0ULL }, // Mfhi16 |
| 4353 | { 2309, 3, 1, 4, 726, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MUL_S_PH_MMR2 |
| 4354 | { 2308, 3, 1, 4, 562, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MUL_S_PH |
| 4355 | { 2307, 3, 1, 4, 249, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // MUL_R6 |
| 4356 | { 2306, 3, 1, 4, 67, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MUL_Q_W |
| 4357 | { 2305, 3, 1, 4, 67, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MUL_Q_H |
| 4358 | { 2304, 3, 1, 4, 725, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MUL_PH_MMR2 |
| 4359 | { 2303, 3, 1, 4, 561, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MUL_PH |
| 4360 | { 2302, 3, 1, 4, 260, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // MUL_MMR6 |
| 4361 | { 2301, 3, 1, 4, 255, 0, 2, MipsOpInfoBase + 237, 7, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // MUL_MM |
| 4362 | { 2300, 3, 1, 4, 207, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MULV_W |
| 4363 | { 2299, 3, 1, 4, 207, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MULV_H |
| 4364 | { 2298, 3, 1, 4, 207, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MULV_D |
| 4365 | { 2297, 3, 1, 4, 207, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MULV_B |
| 4366 | { 2296, 3, 1, 4, 260, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MULU_MMR6 |
| 4367 | { 2295, 3, 1, 4, 249, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULU |
| 4368 | { 2294, 2, 0, 4, 254, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // MULTu_MM |
| 4369 | { 2293, 2, 0, 4, 108, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // MULTu |
| 4370 | { 2292, 2, 0, 4, 254, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // MULT_MM |
| 4371 | { 2291, 3, 1, 4, 655, 0, 0, MipsOpInfoBase + 436, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // MULT_DSP_MM |
| 4372 | { 2290, 3, 1, 4, 489, 0, 0, MipsOpInfoBase + 436, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // MULT_DSP |
| 4373 | { 2289, 3, 1, 4, 654, 0, 0, MipsOpInfoBase + 436, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // MULTU_DSP_MM |
| 4374 | { 2288, 3, 1, 4, 488, 0, 0, MipsOpInfoBase + 436, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // MULTU_DSP |
| 4375 | { 2287, 2, 0, 4, 108, 0, 2, MipsOpInfoBase + 151, 7, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // MULT |
| 4376 | { 2286, 4, 1, 4, 730, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // MULSA_W_PH_MMR2 |
| 4377 | { 2285, 4, 1, 4, 566, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // MULSA_W_PH |
| 4378 | { 2284, 4, 1, 4, 653, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULSAQ_S_W_PH_MM |
| 4379 | { 2283, 4, 1, 4, 487, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULSAQ_S_W_PH |
| 4380 | { 2282, 3, 1, 4, 212, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MULR_Q_W |
| 4381 | { 2281, 3, 1, 4, 212, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MULR_Q_H |
| 4382 | { 2280, 3, 1, 4, 377, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MULR_PS64 |
| 4383 | { 2279, 3, 1, 4, 729, 0, 1, MipsOpInfoBase + 237, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_S_W_MMR2 |
| 4384 | { 2278, 3, 1, 4, 565, 0, 1, MipsOpInfoBase + 237, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_S_W |
| 4385 | { 2277, 3, 1, 4, 728, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_S_PH_MMR2 |
| 4386 | { 2276, 3, 1, 4, 564, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_S_PH |
| 4387 | { 2275, 3, 1, 4, 727, 0, 1, MipsOpInfoBase + 237, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_RS_W_MMR2 |
| 4388 | { 2274, 3, 1, 4, 563, 0, 1, MipsOpInfoBase + 237, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_RS_W |
| 4389 | { 2273, 3, 1, 4, 652, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_RS_PH_MM |
| 4390 | { 2272, 3, 1, 4, 486, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULQ_RS_PH |
| 4391 | { 2271, 3, 1, 4, 651, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEU_S_PH_QBR_MM |
| 4392 | { 2270, 3, 1, 4, 485, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEU_S_PH_QBR |
| 4393 | { 2269, 3, 1, 4, 650, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEU_S_PH_QBL_MM |
| 4394 | { 2268, 3, 1, 4, 484, 0, 1, MipsOpInfoBase + 533, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEU_S_PH_QBL |
| 4395 | { 2267, 3, 1, 4, 649, 0, 1, MipsOpInfoBase + 651, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEQ_S_W_PHR_MM |
| 4396 | { 2266, 3, 1, 4, 483, 0, 1, MipsOpInfoBase + 651, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEQ_S_W_PHR |
| 4397 | { 2265, 3, 1, 4, 648, 0, 1, MipsOpInfoBase + 651, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEQ_S_W_PHL_MM |
| 4398 | { 2264, 3, 1, 4, 482, 0, 1, MipsOpInfoBase + 651, 58, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MULEQ_S_W_PHL |
| 4399 | { 2263, 3, 1, 4, 107, 0, 2, MipsOpInfoBase + 237, 7, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // MUL |
| 4400 | { 2262, 3, 1, 4, 260, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // MUH_MMR6 |
| 4401 | { 2261, 3, 1, 4, 260, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // MUHU_MMR6 |
| 4402 | { 2260, 3, 1, 4, 249, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // MUHU |
| 4403 | { 2259, 3, 1, 4, 249, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // MUH |
| 4404 | { 2258, 5, 1, 4, 323, 0, 0, MipsOpInfoBase + 948, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTTR |
| 4405 | { 2257, 1, 0, 4, 370, 0, 1, MipsOpInfoBase + 317, 57, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTP2 |
| 4406 | { 2256, 1, 0, 4, 370, 0, 1, MipsOpInfoBase + 317, 56, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTP1 |
| 4407 | { 2255, 1, 0, 4, 370, 0, 1, MipsOpInfoBase + 317, 55, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTP0 |
| 4408 | { 2254, 1, 0, 4, 370, 0, 4, MipsOpInfoBase + 317, 51, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTM2 |
| 4409 | { 2253, 1, 0, 4, 370, 0, 4, MipsOpInfoBase + 317, 47, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTM1 |
| 4410 | { 2252, 1, 0, 4, 370, 0, 4, MipsOpInfoBase + 317, 43, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTM0 |
| 4411 | { 2251, 1, 0, 4, 258, 0, 1, MipsOpInfoBase + 196, 41, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTLO_MM |
| 4412 | { 2250, 2, 1, 4, 647, 0, 0, MipsOpInfoBase + 1029, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTLO_DSP_MM |
| 4413 | { 2249, 2, 1, 4, 435, 0, 0, MipsOpInfoBase + 1029, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTLO_DSP |
| 4414 | { 2248, 1, 0, 4, 268, 0, 1, MipsOpInfoBase + 317, 42, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTLO64 |
| 4415 | { 2247, 1, 0, 4, 109, 0, 1, MipsOpInfoBase + 196, 41, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTLO |
| 4416 | { 2246, 3, 1, 4, 646, 0, 1, MipsOpInfoBase + 1026, 4, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTHLIP_MM |
| 4417 | { 2245, 3, 1, 4, 433, 0, 1, MipsOpInfoBase + 1026, 4, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTHLIP |
| 4418 | { 2244, 1, 0, 4, 258, 0, 1, MipsOpInfoBase + 196, 39, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTHI_MM |
| 4419 | { 2243, 2, 1, 4, 645, 0, 0, MipsOpInfoBase + 1024, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTHI_DSP_MM |
| 4420 | { 2242, 2, 1, 4, 434, 0, 0, MipsOpInfoBase + 1024, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTHI_DSP |
| 4421 | { 2241, 1, 0, 4, 268, 0, 1, MipsOpInfoBase + 317, 40, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTHI64 |
| 4422 | { 2240, 1, 0, 4, 109, 0, 1, MipsOpInfoBase + 196, 39, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MTHI |
| 4423 | { 2239, 3, 1, 4, 327, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MTHGC0_MM |
| 4424 | { 2238, 3, 1, 4, 90, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTHGC0 |
| 4425 | { 2237, 2, 1, 4, 315, 0, 0, MipsOpInfoBase + 674, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTHC2_MMR6 |
| 4426 | { 2236, 3, 1, 4, 389, 0, 0, MipsOpInfoBase + 1021, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTHC1_D64_MM |
| 4427 | { 2235, 3, 1, 4, 214, 0, 0, MipsOpInfoBase + 1021, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTHC1_D64 |
| 4428 | { 2234, 3, 1, 4, 389, 0, 0, MipsOpInfoBase + 1018, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTHC1_D32_MM |
| 4429 | { 2233, 3, 1, 4, 214, 0, 0, MipsOpInfoBase + 1018, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTHC1_D32 |
| 4430 | { 2232, 3, 1, 4, 315, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTHC0_MMR6 |
| 4431 | { 2231, 3, 1, 4, 327, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MTGC0_MM |
| 4432 | { 2230, 3, 1, 4, 90, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTGC0 |
| 4433 | { 2229, 2, 1, 4, 315, 0, 0, MipsOpInfoBase + 674, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTC2_MMR6 |
| 4434 | { 2228, 3, 1, 4, 89, 0, 0, MipsOpInfoBase + 1015, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTC2 |
| 4435 | { 2227, 2, 1, 4, 409, 0, 0, MipsOpInfoBase + 392, 0, 0|(1ULL<<MCID::Bitcast), 0x6ULL }, // MTC1_MMR6 |
| 4436 | { 2226, 2, 1, 4, 389, 0, 0, MipsOpInfoBase + 392, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Bitcast), 0x4ULL }, // MTC1_MM |
| 4437 | { 2225, 2, 1, 4, 389, 0, 0, MipsOpInfoBase + 406, 0, 0|(1ULL<<MCID::MoveReg), 0x4ULL }, // MTC1_D64_MM |
| 4438 | { 2224, 2, 1, 4, 214, 0, 0, MipsOpInfoBase + 406, 0, 0|(1ULL<<MCID::MoveReg), 0x4ULL }, // MTC1_D64 |
| 4439 | { 2223, 2, 1, 4, 214, 0, 0, MipsOpInfoBase + 392, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Bitcast), 0x4ULL }, // MTC1 |
| 4440 | { 2222, 3, 1, 4, 315, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MTC0_MMR6 |
| 4441 | { 2221, 3, 1, 4, 88, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MTC0 |
| 4442 | { 2220, 4, 1, 4, 390, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MSUB_S_MM |
| 4443 | { 2219, 4, 1, 4, 375, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // MSUB_S |
| 4444 | { 2218, 4, 1, 4, 211, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // MSUB_Q_W |
| 4445 | { 2217, 4, 1, 4, 211, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // MSUB_Q_H |
| 4446 | { 2216, 2, 0, 4, 254, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MSUB_MM |
| 4447 | { 2215, 4, 1, 4, 644, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MSUB_DSP_MM |
| 4448 | { 2214, 4, 1, 4, 481, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MSUB_DSP |
| 4449 | { 2213, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 933, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // MSUB_D64 |
| 4450 | { 2212, 4, 1, 4, 390, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MSUB_D32_MM |
| 4451 | { 2211, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // MSUB_D32 |
| 4452 | { 2210, 4, 1, 4, 205, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // MSUBV_W |
| 4453 | { 2209, 4, 1, 4, 205, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // MSUBV_H |
| 4454 | { 2208, 4, 1, 4, 205, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // MSUBV_D |
| 4455 | { 2207, 4, 1, 4, 205, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // MSUBV_B |
| 4456 | { 2206, 2, 0, 4, 254, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MSUBU_MM |
| 4457 | { 2205, 4, 1, 4, 643, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MSUBU_DSP_MM |
| 4458 | { 2204, 4, 1, 4, 480, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MSUBU_DSP |
| 4459 | { 2203, 2, 0, 4, 242, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MSUBU |
| 4460 | { 2202, 4, 1, 4, 210, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // MSUBR_Q_W |
| 4461 | { 2201, 4, 1, 4, 210, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // MSUBR_Q_H |
| 4462 | { 2200, 4, 1, 4, 415, 1, 0, MipsOpInfoBase + 921, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MSUBF_S_MMR6 |
| 4463 | { 2199, 4, 1, 4, 73, 1, 0, MipsOpInfoBase + 921, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MSUBF_S |
| 4464 | { 2198, 4, 1, 4, 415, 1, 0, MipsOpInfoBase + 917, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MSUBF_D_MMR6 |
| 4465 | { 2197, 4, 1, 4, 73, 1, 0, MipsOpInfoBase + 917, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MSUBF_D |
| 4466 | { 2196, 2, 0, 4, 242, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MSUB |
| 4467 | { 2195, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 1011, 0, 0, 0x4ULL }, // MOVZ_I_S_MM |
| 4468 | { 2194, 4, 1, 4, 221, 0, 0, MipsOpInfoBase + 1011, 0, 0, 0x4ULL }, // MOVZ_I_S |
| 4469 | { 2193, 4, 1, 4, 642, 0, 0, MipsOpInfoBase + 1003, 0, 0, 0x4ULL }, // MOVZ_I_MM |
| 4470 | { 2192, 4, 1, 4, 270, 0, 0, MipsOpInfoBase + 1007, 0, 0, 0x4ULL }, // MOVZ_I_I64 |
| 4471 | { 2191, 4, 1, 4, 102, 0, 0, MipsOpInfoBase + 1003, 0, 0, 0x4ULL }, // MOVZ_I_I |
| 4472 | { 2190, 4, 1, 4, 221, 0, 0, MipsOpInfoBase + 999, 0, 0, 0x4ULL }, // MOVZ_I_D64 |
| 4473 | { 2189, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 995, 0, 0, 0x4ULL }, // MOVZ_I_D32_MM |
| 4474 | { 2188, 4, 1, 4, 221, 0, 0, MipsOpInfoBase + 995, 0, 0, 0x4ULL }, // MOVZ_I_D32 |
| 4475 | { 2187, 4, 1, 4, 379, 0, 0, MipsOpInfoBase + 991, 0, 0, 0x4ULL }, // MOVZ_I64_S |
| 4476 | { 2186, 4, 1, 4, 270, 0, 0, MipsOpInfoBase + 987, 0, 0, 0x4ULL }, // MOVZ_I64_I64 |
| 4477 | { 2185, 4, 1, 4, 270, 0, 0, MipsOpInfoBase + 983, 0, 0, 0x4ULL }, // MOVZ_I64_I |
| 4478 | { 2184, 4, 1, 4, 379, 0, 0, MipsOpInfoBase + 979, 0, 0, 0x4ULL }, // MOVZ_I64_D64 |
| 4479 | { 2183, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 975, 0, 0, 0x4ULL }, // MOVT_S_MM |
| 4480 | { 2182, 4, 1, 4, 126, 0, 0, MipsOpInfoBase + 975, 0, 0, 0x4ULL }, // MOVT_S |
| 4481 | { 2181, 4, 1, 4, 258, 0, 0, MipsOpInfoBase + 967, 0, 0, 0x4ULL }, // MOVT_I_MM |
| 4482 | { 2180, 4, 1, 4, 379, 0, 0, MipsOpInfoBase + 971, 0, 0, 0x4ULL }, // MOVT_I64 |
| 4483 | { 2179, 4, 1, 4, 216, 0, 0, MipsOpInfoBase + 967, 0, 0, 0x4ULL }, // MOVT_I |
| 4484 | { 2178, 4, 1, 4, 126, 0, 0, MipsOpInfoBase + 963, 0, 0, 0x4ULL }, // MOVT_D64 |
| 4485 | { 2177, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 959, 0, 0, 0x4ULL }, // MOVT_D32_MM |
| 4486 | { 2176, 4, 1, 4, 126, 0, 0, MipsOpInfoBase + 959, 0, 0, 0x4ULL }, // MOVT_D32 |
| 4487 | { 2175, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 1011, 0, 0, 0x4ULL }, // MOVN_I_S_MM |
| 4488 | { 2174, 4, 1, 4, 221, 0, 0, MipsOpInfoBase + 1011, 0, 0, 0x4ULL }, // MOVN_I_S |
| 4489 | { 2173, 4, 1, 4, 641, 0, 0, MipsOpInfoBase + 1003, 0, 0, 0x4ULL }, // MOVN_I_MM |
| 4490 | { 2172, 4, 1, 4, 270, 0, 0, MipsOpInfoBase + 1007, 0, 0, 0x4ULL }, // MOVN_I_I64 |
| 4491 | { 2171, 4, 1, 4, 102, 0, 0, MipsOpInfoBase + 1003, 0, 0, 0x4ULL }, // MOVN_I_I |
| 4492 | { 2170, 4, 1, 4, 221, 0, 0, MipsOpInfoBase + 999, 0, 0, 0x4ULL }, // MOVN_I_D64 |
| 4493 | { 2169, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 995, 0, 0, 0x4ULL }, // MOVN_I_D32_MM |
| 4494 | { 2168, 4, 1, 4, 221, 0, 0, MipsOpInfoBase + 995, 0, 0, 0x4ULL }, // MOVN_I_D32 |
| 4495 | { 2167, 4, 1, 4, 379, 0, 0, MipsOpInfoBase + 991, 0, 0, 0x4ULL }, // MOVN_I64_S |
| 4496 | { 2166, 4, 1, 4, 270, 0, 0, MipsOpInfoBase + 987, 0, 0, 0x4ULL }, // MOVN_I64_I64 |
| 4497 | { 2165, 4, 1, 4, 270, 0, 0, MipsOpInfoBase + 983, 0, 0, 0x4ULL }, // MOVN_I64_I |
| 4498 | { 2164, 4, 1, 4, 379, 0, 0, MipsOpInfoBase + 979, 0, 0, 0x4ULL }, // MOVN_I64_D64 |
| 4499 | { 2163, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 975, 0, 0, 0x4ULL }, // MOVF_S_MM |
| 4500 | { 2162, 4, 1, 4, 126, 0, 0, MipsOpInfoBase + 975, 0, 0, 0x4ULL }, // MOVF_S |
| 4501 | { 2161, 4, 1, 4, 258, 0, 0, MipsOpInfoBase + 967, 0, 0, 0x4ULL }, // MOVF_I_MM |
| 4502 | { 2160, 4, 1, 4, 379, 0, 0, MipsOpInfoBase + 971, 0, 0, 0x4ULL }, // MOVF_I64 |
| 4503 | { 2159, 4, 1, 4, 216, 0, 0, MipsOpInfoBase + 967, 0, 0, 0x4ULL }, // MOVF_I |
| 4504 | { 2158, 4, 1, 4, 126, 0, 0, MipsOpInfoBase + 963, 0, 0, 0x4ULL }, // MOVF_D64 |
| 4505 | { 2157, 4, 1, 4, 382, 0, 0, MipsOpInfoBase + 959, 0, 0, 0x4ULL }, // MOVF_D32_MM |
| 4506 | { 2156, 4, 1, 4, 126, 0, 0, MipsOpInfoBase + 959, 0, 0, 0x4ULL }, // MOVF_D32 |
| 4507 | { 2155, 2, 1, 4, 132, 0, 0, MipsOpInfoBase + 957, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MOVE_V |
| 4508 | { 2154, 4, 2, 2, 640, 0, 0, MipsOpInfoBase + 953, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MOVEP_MMR6 |
| 4509 | { 2153, 4, 2, 2, 236, 0, 0, MipsOpInfoBase + 953, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MOVEP_MM |
| 4510 | { 2152, 2, 1, 2, 237, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MOVE16_MMR6 |
| 4511 | { 2151, 2, 1, 2, 236, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MOVE16_MM |
| 4512 | { 2150, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MOD_U_W |
| 4513 | { 2149, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MOD_U_H |
| 4514 | { 2148, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MOD_U_D |
| 4515 | { 2147, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MOD_U_B |
| 4516 | { 2146, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MOD_S_W |
| 4517 | { 2145, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MOD_S_H |
| 4518 | { 2144, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MOD_S_D |
| 4519 | { 2143, 3, 1, 4, 10, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MOD_S_B |
| 4520 | { 2142, 3, 1, 4, 261, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // MOD_MMR6 |
| 4521 | { 2141, 3, 1, 4, 261, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // MODU_MMR6 |
| 4522 | { 2140, 3, 1, 4, 250, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // MODU |
| 4523 | { 2139, 3, 1, 4, 639, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // MODSUB_MM |
| 4524 | { 2138, 3, 1, 4, 479, 0, 0, MipsOpInfoBase + 237, 0, 0, 0x6ULL }, // MODSUB |
| 4525 | { 2137, 3, 1, 4, 250, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // MOD |
| 4526 | { 2136, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MIN_U_W |
| 4527 | { 2135, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MIN_U_H |
| 4528 | { 2134, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MIN_U_D |
| 4529 | { 2133, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MIN_U_B |
| 4530 | { 2132, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MIN_S_W |
| 4531 | { 2131, 3, 1, 4, 410, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MIN_S_MMR6 |
| 4532 | { 2130, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MIN_S_H |
| 4533 | { 2129, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MIN_S_D |
| 4534 | { 2128, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MIN_S_B |
| 4535 | { 2127, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x6ULL }, // MIN_S |
| 4536 | { 2126, 3, 1, 4, 410, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MIN_D_MMR6 |
| 4537 | { 2125, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x6ULL }, // MIN_D |
| 4538 | { 2124, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MIN_A_W |
| 4539 | { 2123, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MIN_A_H |
| 4540 | { 2122, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MIN_A_D |
| 4541 | { 2121, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MIN_A_B |
| 4542 | { 2120, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // MINI_U_W |
| 4543 | { 2119, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // MINI_U_H |
| 4544 | { 2118, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // MINI_U_D |
| 4545 | { 2117, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // MINI_U_B |
| 4546 | { 2116, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // MINI_S_W |
| 4547 | { 2115, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // MINI_S_H |
| 4548 | { 2114, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // MINI_S_D |
| 4549 | { 2113, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // MINI_S_B |
| 4550 | { 2112, 3, 1, 4, 411, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MINA_S_MMR6 |
| 4551 | { 2111, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MINA_S |
| 4552 | { 2110, 3, 1, 4, 411, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MINA_D_MMR6 |
| 4553 | { 2109, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MINA_D |
| 4554 | { 2108, 5, 1, 4, 323, 0, 0, MipsOpInfoBase + 948, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MFTR |
| 4555 | { 2107, 1, 1, 4, 258, 1, 0, MipsOpInfoBase + 196, 37, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MFLO_MM |
| 4556 | { 2106, 2, 1, 4, 638, 0, 0, MipsOpInfoBase + 378, 0, 0, 0x6ULL }, // MFLO_DSP_MM |
| 4557 | { 2105, 2, 1, 4, 478, 0, 0, MipsOpInfoBase + 378, 0, 0|(1ULL<<MCID::MoveReg), 0x6ULL }, // MFLO_DSP |
| 4558 | { 2104, 1, 1, 4, 267, 1, 0, MipsOpInfoBase + 317, 38, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MFLO64 |
| 4559 | { 2103, 1, 1, 2, 258, 1, 0, MipsOpInfoBase + 196, 37, 0|(1ULL<<MCID::MoveReg), 0x0ULL }, // MFLO16_MM |
| 4560 | { 2102, 1, 1, 4, 99, 1, 0, MipsOpInfoBase + 196, 37, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MFLO |
| 4561 | { 2101, 1, 1, 4, 258, 1, 0, MipsOpInfoBase + 196, 37, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MFHI_MM |
| 4562 | { 2100, 2, 1, 4, 637, 0, 0, MipsOpInfoBase + 378, 0, 0, 0x6ULL }, // MFHI_DSP_MM |
| 4563 | { 2099, 2, 1, 4, 477, 0, 0, MipsOpInfoBase + 378, 0, 0|(1ULL<<MCID::MoveReg), 0x6ULL }, // MFHI_DSP |
| 4564 | { 2098, 1, 1, 4, 267, 1, 0, MipsOpInfoBase + 317, 38, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MFHI64 |
| 4565 | { 2097, 1, 1, 2, 258, 1, 0, MipsOpInfoBase + 196, 37, 0|(1ULL<<MCID::MoveReg), 0x0ULL }, // MFHI16_MM |
| 4566 | { 2096, 1, 1, 4, 99, 1, 0, MipsOpInfoBase + 196, 37, 0|(1ULL<<MCID::MoveReg), 0x1ULL }, // MFHI |
| 4567 | { 2095, 3, 1, 4, 327, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MFHGC0_MM |
| 4568 | { 2094, 3, 1, 4, 90, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFHGC0 |
| 4569 | { 2093, 2, 1, 4, 314, 0, 0, MipsOpInfoBase + 635, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MFHC2_MMR6 |
| 4570 | { 2092, 2, 1, 4, 389, 0, 0, MipsOpInfoBase + 941, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFHC1_D64_MM |
| 4571 | { 2091, 2, 1, 4, 217, 0, 0, MipsOpInfoBase + 941, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFHC1_D64 |
| 4572 | { 2090, 2, 1, 4, 389, 0, 0, MipsOpInfoBase + 946, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFHC1_D32_MM |
| 4573 | { 2089, 2, 1, 4, 217, 0, 0, MipsOpInfoBase + 946, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFHC1_D32 |
| 4574 | { 2088, 3, 1, 4, 314, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MFHC0_MMR6 |
| 4575 | { 2087, 3, 1, 4, 327, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MFGC0_MM |
| 4576 | { 2086, 3, 1, 4, 90, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFGC0 |
| 4577 | { 2085, 2, 1, 4, 314, 0, 0, MipsOpInfoBase + 635, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MFC2_MMR6 |
| 4578 | { 2084, 3, 1, 4, 89, 0, 0, MipsOpInfoBase + 943, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFC2 |
| 4579 | { 2083, 2, 1, 4, 409, 0, 0, MipsOpInfoBase + 383, 0, 0|(1ULL<<MCID::Bitcast), 0x6ULL }, // MFC1_MMR6 |
| 4580 | { 2082, 2, 1, 4, 389, 0, 0, MipsOpInfoBase + 383, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Bitcast), 0x4ULL }, // MFC1_MM |
| 4581 | { 2081, 2, 1, 4, 217, 0, 0, MipsOpInfoBase + 941, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFC1_D64 |
| 4582 | { 2080, 2, 1, 4, 217, 0, 0, MipsOpInfoBase + 383, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Bitcast), 0x4ULL }, // MFC1 |
| 4583 | { 2079, 3, 1, 4, 314, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MFC0_MMR6 |
| 4584 | { 2078, 3, 1, 4, 307, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MFC0 |
| 4585 | { 2077, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MAX_U_W |
| 4586 | { 2076, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MAX_U_H |
| 4587 | { 2075, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MAX_U_D |
| 4588 | { 2074, 3, 1, 4, 175, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MAX_U_B |
| 4589 | { 2073, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MAX_S_W |
| 4590 | { 2072, 3, 1, 4, 410, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAX_S_MMR6 |
| 4591 | { 2071, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MAX_S_H |
| 4592 | { 2070, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MAX_S_D |
| 4593 | { 2069, 3, 1, 4, 174, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MAX_S_B |
| 4594 | { 2068, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x6ULL }, // MAX_S |
| 4595 | { 2067, 3, 1, 4, 410, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAX_D_MMR6 |
| 4596 | { 2066, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x6ULL }, // MAX_D |
| 4597 | { 2065, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // MAX_A_W |
| 4598 | { 2064, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // MAX_A_H |
| 4599 | { 2063, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // MAX_A_D |
| 4600 | { 2062, 3, 1, 4, 176, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // MAX_A_B |
| 4601 | { 2061, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // MAXI_U_W |
| 4602 | { 2060, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // MAXI_U_H |
| 4603 | { 2059, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // MAXI_U_D |
| 4604 | { 2058, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // MAXI_U_B |
| 4605 | { 2057, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // MAXI_S_W |
| 4606 | { 2056, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // MAXI_S_H |
| 4607 | { 2055, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // MAXI_S_D |
| 4608 | { 2054, 3, 1, 4, 22, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // MAXI_S_B |
| 4609 | { 2053, 3, 1, 4, 411, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAXA_S_MMR6 |
| 4610 | { 2052, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 759, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAXA_S |
| 4611 | { 2051, 3, 1, 4, 411, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAXA_D_MMR6 |
| 4612 | { 2050, 3, 1, 4, 21, 0, 0, MipsOpInfoBase + 536, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAXA_D |
| 4613 | { 2049, 4, 1, 4, 636, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_S_W_PHR_MM |
| 4614 | { 2048, 4, 1, 4, 476, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_S_W_PHR |
| 4615 | { 2047, 4, 1, 4, 635, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_S_W_PHL_MM |
| 4616 | { 2046, 4, 1, 4, 475, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_S_W_PHL |
| 4617 | { 2045, 4, 1, 4, 634, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_SA_W_PHR_MM |
| 4618 | { 2044, 4, 1, 4, 474, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_SA_W_PHR |
| 4619 | { 2043, 4, 1, 4, 633, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_SA_W_PHL_MM |
| 4620 | { 2042, 4, 1, 4, 473, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MAQ_SA_W_PHL |
| 4621 | { 2041, 4, 1, 4, 383, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MADD_S_MM |
| 4622 | { 2040, 4, 1, 4, 375, 1, 0, MipsOpInfoBase + 937, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // MADD_S |
| 4623 | { 2039, 4, 1, 4, 209, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // MADD_Q_W |
| 4624 | { 2038, 4, 1, 4, 209, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // MADD_Q_H |
| 4625 | { 2037, 2, 0, 4, 254, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MADD_MM |
| 4626 | { 2036, 4, 1, 4, 632, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MADD_DSP_MM |
| 4627 | { 2035, 4, 1, 4, 472, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MADD_DSP |
| 4628 | { 2034, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 933, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // MADD_D64 |
| 4629 | { 2033, 4, 1, 4, 383, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // MADD_D32_MM |
| 4630 | { 2032, 4, 1, 4, 213, 1, 0, MipsOpInfoBase + 929, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // MADD_D32 |
| 4631 | { 2031, 4, 1, 4, 206, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // MADDV_W |
| 4632 | { 2030, 4, 1, 4, 206, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // MADDV_H |
| 4633 | { 2029, 4, 1, 4, 206, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // MADDV_D |
| 4634 | { 2028, 4, 1, 4, 206, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // MADDV_B |
| 4635 | { 2027, 2, 0, 4, 254, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MADDU_MM |
| 4636 | { 2026, 4, 1, 4, 631, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MADDU_DSP_MM |
| 4637 | { 2025, 4, 1, 4, 471, 0, 0, MipsOpInfoBase + 925, 0, 0, 0x6ULL }, // MADDU_DSP |
| 4638 | { 2024, 2, 0, 4, 242, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MADDU |
| 4639 | { 2023, 4, 1, 4, 208, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // MADDR_Q_W |
| 4640 | { 2022, 4, 1, 4, 208, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // MADDR_Q_H |
| 4641 | { 2021, 4, 1, 4, 415, 1, 0, MipsOpInfoBase + 921, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MADDF_S_MMR6 |
| 4642 | { 2020, 4, 1, 4, 73, 1, 0, MipsOpInfoBase + 921, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MADDF_S |
| 4643 | { 2019, 4, 1, 4, 415, 1, 0, MipsOpInfoBase + 917, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MADDF_D_MMR6 |
| 4644 | { 2018, 4, 1, 4, 73, 1, 0, MipsOpInfoBase + 917, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // MADDF_D |
| 4645 | { 2017, 2, 0, 4, 242, 2, 2, MipsOpInfoBase + 151, 33, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // MADD |
| 4646 | { 2016, 3, 1, 4, 347, 0, 0, MipsOpInfoBase + 573, 0, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // LwRxSpImmX16 |
| 4647 | { 2015, 3, 1, 4, 347, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LwRxRyOffMemX16 |
| 4648 | { 2014, 2, 1, 4, 347, 0, 0, MipsOpInfoBase + 568, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LwRxPcTcpX16 |
| 4649 | { 2013, 2, 1, 2, 347, 0, 0, MipsOpInfoBase + 568, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LwRxPcTcp16 |
| 4650 | { 2012, 2, 1, 4, 234, 0, 0, MipsOpInfoBase + 568, 0, 0, 0x0ULL }, // LiRxImmX16 |
| 4651 | { 2011, 2, 1, 4, 234, 0, 0, MipsOpInfoBase + 568, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LiRxImmAlignX16 |
| 4652 | { 2010, 2, 1, 2, 234, 0, 0, MipsOpInfoBase + 568, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LiRxImm16 |
| 4653 | { 2009, 3, 1, 4, 347, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // LhuRxRyOffMemX16 |
| 4654 | { 2008, 3, 1, 4, 347, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // LhRxRyOffMemX16 |
| 4655 | { 2007, 3, 1, 4, 347, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // LbuRxRyOffMemX16 |
| 4656 | { 2006, 3, 1, 4, 347, 0, 0, MipsOpInfoBase + 914, 0, 0|(1ULL<<MCID::MayLoad), 0x0ULL }, // LbRxRyOffMemX16 |
| 4657 | { 2005, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWu |
| 4658 | { 2004, 3, 1, 4, 355, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x6ULL }, // LW_MMR6 |
| 4659 | { 2003, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LW_MM |
| 4660 | { 2002, 3, 1, 4, 630, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LWX_MM |
| 4661 | { 2001, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // LWXS_MM |
| 4662 | { 2000, 3, 1, 4, 399, 0, 0, MipsOpInfoBase + 911, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LWXC1_MM |
| 4663 | { 1999, 3, 1, 4, 223, 0, 0, MipsOpInfoBase + 911, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LWXC1 |
| 4664 | { 1998, 3, 1, 4, 470, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LWX |
| 4665 | { 1997, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWU_MM |
| 4666 | { 1996, 2, 1, 4, 367, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWUPC |
| 4667 | { 1995, 3, 1, 2, 349, 0, 0, MipsOpInfoBase + 908, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LWSP_MM |
| 4668 | { 1994, 4, 1, 4, 349, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWR_MM |
| 4669 | { 1993, 4, 1, 4, 343, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWRE_MM |
| 4670 | { 1992, 4, 1, 4, 93, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWRE |
| 4671 | { 1991, 4, 1, 4, 362, 0, 0, MipsOpInfoBase + 860, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWR64 |
| 4672 | { 1990, 4, 1, 4, 330, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWR |
| 4673 | { 1989, 4, 2, 4, 349, 0, 0, MipsOpInfoBase + 904, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LWP_MM |
| 4674 | { 1988, 2, 1, 4, 355, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWPC_MMR6 |
| 4675 | { 1987, 2, 1, 4, 91, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWPC |
| 4676 | { 1986, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 357, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LWM32_MM |
| 4677 | { 1985, 3, 1, 2, 355, 0, 0, MipsOpInfoBase + 901, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LWM16_MMR6 |
| 4678 | { 1984, 3, 1, 2, 349, 0, 0, MipsOpInfoBase + 901, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LWM16_MM |
| 4679 | { 1983, 4, 1, 4, 349, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWL_MM |
| 4680 | { 1982, 4, 1, 4, 343, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWLE_MM |
| 4681 | { 1981, 4, 1, 4, 93, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWLE |
| 4682 | { 1980, 4, 1, 4, 362, 0, 0, MipsOpInfoBase + 860, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWL64 |
| 4683 | { 1979, 4, 1, 4, 330, 0, 0, MipsOpInfoBase + 897, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LWL |
| 4684 | { 1978, 3, 1, 2, 349, 0, 0, MipsOpInfoBase + 894, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LWGP_MM |
| 4685 | { 1977, 3, 1, 4, 343, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LWE_MM |
| 4686 | { 1976, 3, 1, 4, 92, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWE |
| 4687 | { 1975, 3, 1, 4, 585, 0, 0, MipsOpInfoBase + 891, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LWDSP_MM |
| 4688 | { 1974, 3, 1, 4, 422, 0, 0, MipsOpInfoBase + 891, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LWDSP |
| 4689 | { 1973, 3, 1, 4, 329, 0, 0, MipsOpInfoBase + 849, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LWC3 |
| 4690 | { 1972, 3, 1, 4, 336, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LWC2_R6 |
| 4691 | { 1971, 3, 1, 4, 355, 0, 0, MipsOpInfoBase + 846, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LWC2_MMR6 |
| 4692 | { 1970, 3, 1, 4, 329, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LWC2 |
| 4693 | { 1969, 3, 1, 4, 399, 0, 0, MipsOpInfoBase + 888, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LWC1_MM |
| 4694 | { 1968, 3, 1, 4, 222, 0, 0, MipsOpInfoBase + 888, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LWC1 |
| 4695 | { 1967, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LW64 |
| 4696 | { 1966, 3, 1, 2, 349, 0, 0, MipsOpInfoBase + 834, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x0ULL }, // LW16_MM |
| 4697 | { 1965, 3, 1, 4, 328, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LW |
| 4698 | { 1964, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2ULL }, // LUi_MM |
| 4699 | { 1963, 2, 1, 4, 239, 0, 0, MipsOpInfoBase + 362, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2ULL }, // LUi64 |
| 4700 | { 1962, 2, 1, 4, 79, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2ULL }, // LUi |
| 4701 | { 1961, 3, 1, 4, 399, 0, 0, MipsOpInfoBase + 867, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // LUXC1_MM |
| 4702 | { 1960, 3, 1, 4, 223, 0, 0, MipsOpInfoBase + 867, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // LUXC164 |
| 4703 | { 1959, 3, 1, 4, 223, 0, 0, MipsOpInfoBase + 864, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x5ULL }, // LUXC1 |
| 4704 | { 1958, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // LUI_MMR6 |
| 4705 | { 1957, 4, 1, 4, 233, 0, 0, MipsOpInfoBase + 557, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LSA_R6 |
| 4706 | { 1956, 4, 1, 4, 237, 0, 0, MipsOpInfoBase + 557, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LSA_MMR6 |
| 4707 | { 1955, 4, 1, 4, 111, 0, 0, MipsOpInfoBase + 557, 0, 0, 0x6ULL }, // LSA |
| 4708 | { 1954, 3, 1, 4, 336, 0, 0, MipsOpInfoBase + 882, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LL_R6 |
| 4709 | { 1953, 3, 1, 4, 355, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LL_MMR6 |
| 4710 | { 1952, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LL_MM |
| 4711 | { 1951, 3, 1, 4, 343, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LLE_MM |
| 4712 | { 1950, 3, 1, 4, 92, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LLE |
| 4713 | { 1949, 3, 1, 4, 3, 0, 0, MipsOpInfoBase + 885, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LLD_R6 |
| 4714 | { 1948, 3, 1, 4, 361, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LLD |
| 4715 | { 1947, 3, 1, 4, 3, 0, 0, MipsOpInfoBase + 882, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LL64_R6 |
| 4716 | { 1946, 3, 1, 4, 361, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LL64 |
| 4717 | { 1945, 3, 1, 4, 329, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LL |
| 4718 | { 1944, 2, 1, 2, 237, 0, 0, MipsOpInfoBase + 525, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // LI16_MMR6 |
| 4719 | { 1943, 2, 1, 2, 236, 0, 0, MipsOpInfoBase + 525, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // LI16_MM |
| 4720 | { 1942, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LHu_MM |
| 4721 | { 1941, 3, 1, 4, 343, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LHuE_MM |
| 4722 | { 1940, 3, 1, 4, 92, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LHuE |
| 4723 | { 1939, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LHu64 |
| 4724 | { 1938, 3, 1, 4, 328, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LHu |
| 4725 | { 1937, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LH_MM |
| 4726 | { 1936, 3, 1, 4, 629, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LHX_MM |
| 4727 | { 1935, 3, 1, 4, 469, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LHX |
| 4728 | { 1934, 3, 1, 2, 349, 0, 0, MipsOpInfoBase + 834, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LHU16_MM |
| 4729 | { 1933, 3, 1, 4, 343, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LHE_MM |
| 4730 | { 1932, 3, 1, 4, 92, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LHE |
| 4731 | { 1931, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LH64 |
| 4732 | { 1930, 3, 1, 4, 328, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LH |
| 4733 | { 1929, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 318, 0, 0, 0x2ULL }, // LEA_ADDiu_MM |
| 4734 | { 1928, 3, 1, 4, 240, 0, 0, MipsOpInfoBase + 364, 0, 0, 0x2ULL }, // LEA_ADDiu64 |
| 4735 | { 1927, 3, 1, 4, 230, 0, 0, MipsOpInfoBase + 318, 0, 0, 0x2ULL }, // LEA_ADDiu |
| 4736 | { 1926, 3, 1, 4, 42, 0, 0, MipsOpInfoBase + 879, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LD_W |
| 4737 | { 1925, 3, 1, 4, 42, 0, 0, MipsOpInfoBase + 876, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LD_H |
| 4738 | { 1924, 3, 1, 4, 42, 0, 0, MipsOpInfoBase + 873, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LD_D |
| 4739 | { 1923, 3, 1, 4, 42, 0, 0, MipsOpInfoBase + 870, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LD_B |
| 4740 | { 1922, 3, 1, 4, 223, 0, 0, MipsOpInfoBase + 867, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDXC164 |
| 4741 | { 1921, 3, 1, 4, 223, 0, 0, MipsOpInfoBase + 864, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDXC1 |
| 4742 | { 1920, 4, 1, 4, 363, 0, 0, MipsOpInfoBase + 860, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LDR |
| 4743 | { 1919, 2, 1, 4, 367, 0, 0, MipsOpInfoBase + 362, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LDPC |
| 4744 | { 1918, 4, 1, 4, 363, 0, 0, MipsOpInfoBase + 860, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LDL |
| 4745 | { 1917, 2, 1, 4, 43, 0, 0, MipsOpInfoBase + 858, 0, 0|(1ULL<<MCID::Rematerializable), 0x6ULL }, // LDI_W |
| 4746 | { 1916, 2, 1, 4, 43, 0, 0, MipsOpInfoBase + 856, 0, 0|(1ULL<<MCID::Rematerializable), 0x6ULL }, // LDI_H |
| 4747 | { 1915, 2, 1, 4, 43, 0, 0, MipsOpInfoBase + 854, 0, 0|(1ULL<<MCID::Rematerializable), 0x6ULL }, // LDI_D |
| 4748 | { 1914, 2, 1, 4, 43, 0, 0, MipsOpInfoBase + 852, 0, 0|(1ULL<<MCID::Rematerializable), 0x6ULL }, // LDI_B |
| 4749 | { 1913, 3, 1, 4, 328, 0, 0, MipsOpInfoBase + 849, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDC3 |
| 4750 | { 1912, 3, 1, 4, 336, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LDC2_R6 |
| 4751 | { 1911, 3, 1, 4, 355, 0, 0, MipsOpInfoBase + 846, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LDC2_MMR6 |
| 4752 | { 1910, 3, 1, 4, 329, 0, 0, MipsOpInfoBase + 843, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDC2 |
| 4753 | { 1909, 3, 1, 4, 399, 0, 0, MipsOpInfoBase + 840, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDC1_MM_D64 |
| 4754 | { 1908, 3, 1, 4, 399, 0, 0, MipsOpInfoBase + 492, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDC1_MM_D32 |
| 4755 | { 1907, 3, 1, 4, 419, 0, 0, MipsOpInfoBase + 840, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LDC1_D64_MMR6 |
| 4756 | { 1906, 3, 1, 4, 222, 0, 0, MipsOpInfoBase + 840, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDC164 |
| 4757 | { 1905, 3, 1, 4, 222, 0, 0, MipsOpInfoBase + 492, 0, 0|(1ULL<<MCID::MayLoad), 0x5ULL }, // LDC1 |
| 4758 | { 1904, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LD |
| 4759 | { 1903, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LBu_MM |
| 4760 | { 1902, 3, 1, 4, 343, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LBuE_MM |
| 4761 | { 1901, 3, 1, 4, 92, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LBuE |
| 4762 | { 1900, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LBu64 |
| 4763 | { 1899, 3, 1, 4, 328, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LBu |
| 4764 | { 1898, 3, 1, 4, 355, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LB_MMR6 |
| 4765 | { 1897, 3, 1, 4, 349, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LB_MM |
| 4766 | { 1896, 3, 1, 4, 355, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LBU_MMR6 |
| 4767 | { 1895, 3, 1, 4, 628, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LBUX_MM |
| 4768 | { 1894, 3, 1, 4, 468, 0, 0, MipsOpInfoBase + 837, 0, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // LBUX |
| 4769 | { 1893, 3, 1, 2, 349, 0, 0, MipsOpInfoBase + 834, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LBU16_MM |
| 4770 | { 1892, 3, 1, 4, 343, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LBE_MM |
| 4771 | { 1891, 3, 1, 4, 92, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // LBE |
| 4772 | { 1890, 3, 1, 4, 360, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LB64 |
| 4773 | { 1889, 3, 1, 4, 328, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad), 0x2ULL }, // LB |
| 4774 | { 1888, 1, 0, 2, 287, 0, 1, MipsOpInfoBase + 833, 3, 0|(1ULL<<MCID::Call), 0x0ULL }, // JumpLinkReg16 |
| 4775 | { 1887, 1, 0, 2, 286, 0, 0, MipsOpInfoBase + 833, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // JrcRx16 |
| 4776 | { 1886, 0, 0, 2, 286, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JrcRa16 |
| 4777 | { 1885, 0, 0, 2, 286, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JrRa16 |
| 4778 | { 1884, 1, 0, 6, 287, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JalB16 |
| 4779 | { 1883, 1, 0, 6, 287, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::Call), 0x0ULL }, // Jal16 |
| 4780 | { 1882, 1, 0, 4, 290, 0, 1, MipsOpInfoBase + 0, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x13ULL }, // J_MM |
| 4781 | { 1881, 1, 0, 4, 290, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x11ULL }, // JR_MM |
| 4782 | { 1880, 1, 0, 4, 282, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // JR_HB_R6 |
| 4783 | { 1879, 1, 0, 4, 305, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // JR_HB64_R6 |
| 4784 | { 1878, 1, 0, 4, 300, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x13ULL }, // JR_HB64 |
| 4785 | { 1877, 1, 0, 4, 273, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x13ULL }, // JR_HB |
| 4786 | { 1876, 1, 0, 2, 294, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JRCADDIUSP_MMR6 |
| 4787 | { 1875, 1, 0, 2, 294, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JRC16_MMR6 |
| 4788 | { 1874, 1, 0, 2, 294, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JRC16_MM |
| 4789 | { 1873, 1, 0, 2, 294, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JRADDIUSP |
| 4790 | { 1872, 1, 0, 4, 298, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x11ULL }, // JR64 |
| 4791 | { 1871, 1, 0, 2, 290, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JR16_MM |
| 4792 | { 1870, 1, 0, 4, 273, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x11ULL }, // JR |
| 4793 | { 1869, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 367, 2, 0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // JIC_MMR6 |
| 4794 | { 1868, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 362, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // JIC64 |
| 4795 | { 1867, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 367, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // JIC |
| 4796 | { 1866, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 367, 3, 0|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // JIALC_MMR6 |
| 4797 | { 1865, 2, 0, 4, 304, 0, 1, MipsOpInfoBase + 362, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // JIALC64 |
| 4798 | { 1864, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 367, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // JIALC |
| 4799 | { 1863, 1, 0, 4, 291, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x13ULL }, // JAL_MM |
| 4800 | { 1862, 1, 0, 4, 291, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x13ULL }, // JALX_MM |
| 4801 | { 1861, 1, 0, 4, 86, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x13ULL }, // JALX |
| 4802 | { 1860, 1, 0, 4, 291, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x3ULL }, // JALS_MM |
| 4803 | { 1859, 2, 1, 4, 291, 0, 1, MipsOpInfoBase + 151, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::UnmodeledSideEffects), 0x11ULL }, // JALR_MM |
| 4804 | { 1858, 2, 1, 4, 299, 0, 0, MipsOpInfoBase + 385, 0, 0|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x13ULL }, // JALR_HB64 |
| 4805 | { 1857, 2, 1, 4, 85, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x13ULL }, // JALR_HB |
| 4806 | { 1856, 2, 1, 4, 291, 0, 1, MipsOpInfoBase + 151, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // JALRS_MM |
| 4807 | { 1855, 1, 0, 2, 291, 0, 1, MipsOpInfoBase + 196, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JALRS16_MM |
| 4808 | { 1854, 2, 1, 4, 295, 0, 1, MipsOpInfoBase + 151, 3, 0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // JALRC_MMR6 |
| 4809 | { 1853, 2, 1, 4, 295, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::UnmodeledSideEffects), 0x3ULL }, // JALRC_HB_MMR6 |
| 4810 | { 1852, 1, 0, 2, 295, 0, 1, MipsOpInfoBase + 196, 3, 0|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook), 0x0ULL }, // JALRC16_MMR6 |
| 4811 | { 1851, 2, 1, 4, 299, 0, 1, MipsOpInfoBase + 385, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::UnmodeledSideEffects), 0x11ULL }, // JALR64 |
| 4812 | { 1850, 1, 0, 2, 291, 0, 1, MipsOpInfoBase + 196, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook), 0x0ULL }, // JALR16_MM |
| 4813 | { 1849, 2, 1, 4, 85, 0, 1, MipsOpInfoBase + 151, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::UnmodeledSideEffects), 0x11ULL }, // JALR |
| 4814 | { 1848, 1, 0, 4, 85, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x13ULL }, // JAL |
| 4815 | { 1847, 1, 0, 4, 272, 0, 1, MipsOpInfoBase + 0, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x13ULL }, // J |
| 4816 | { 1846, 5, 1, 4, 237, 0, 0, MipsOpInfoBase + 789, 0, 0, 0x1ULL }, // INS_MMR6 |
| 4817 | { 1845, 5, 1, 4, 236, 0, 0, MipsOpInfoBase + 789, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // INS_MM |
| 4818 | { 1844, 3, 1, 4, 627, 2, 0, MipsOpInfoBase + 810, 31, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // INSV_MM |
| 4819 | { 1843, 5, 1, 4, 63, 0, 0, MipsOpInfoBase + 828, 0, 0, 0x6ULL }, // INSVE_W |
| 4820 | { 1842, 5, 1, 4, 63, 0, 0, MipsOpInfoBase + 823, 0, 0, 0x6ULL }, // INSVE_H |
| 4821 | { 1841, 5, 1, 4, 63, 0, 0, MipsOpInfoBase + 818, 0, 0, 0x6ULL }, // INSVE_D |
| 4822 | { 1840, 5, 1, 4, 63, 0, 0, MipsOpInfoBase + 813, 0, 0, 0x6ULL }, // INSVE_B |
| 4823 | { 1839, 3, 1, 4, 432, 2, 0, MipsOpInfoBase + 810, 31, 0|(1ULL<<MCID::MayLoad), 0x6ULL }, // INSV |
| 4824 | { 1838, 4, 1, 4, 116, 0, 0, MipsOpInfoBase + 806, 0, 0, 0x6ULL }, // INSERT_W |
| 4825 | { 1837, 4, 1, 4, 116, 0, 0, MipsOpInfoBase + 802, 0, 0, 0x6ULL }, // INSERT_H |
| 4826 | { 1836, 4, 1, 4, 116, 0, 0, MipsOpInfoBase + 798, 0, 0, 0x6ULL }, // INSERT_D |
| 4827 | { 1835, 4, 1, 4, 116, 0, 0, MipsOpInfoBase + 794, 0, 0, 0x6ULL }, // INSERT_B |
| 4828 | { 1834, 5, 1, 4, 110, 0, 0, MipsOpInfoBase + 789, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // INS |
| 4829 | { 1833, 3, 1, 4, 33, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // ILVR_W |
| 4830 | { 1832, 3, 1, 4, 33, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // ILVR_H |
| 4831 | { 1831, 3, 1, 4, 33, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // ILVR_D |
| 4832 | { 1830, 3, 1, 4, 33, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // ILVR_B |
| 4833 | { 1829, 3, 1, 4, 32, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // ILVOD_W |
| 4834 | { 1828, 3, 1, 4, 32, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // ILVOD_H |
| 4835 | { 1827, 3, 1, 4, 32, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // ILVOD_D |
| 4836 | { 1826, 3, 1, 4, 32, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // ILVOD_B |
| 4837 | { 1825, 3, 1, 4, 31, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // ILVL_W |
| 4838 | { 1824, 3, 1, 4, 31, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // ILVL_H |
| 4839 | { 1823, 3, 1, 4, 31, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // ILVL_D |
| 4840 | { 1822, 3, 1, 4, 31, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // ILVL_B |
| 4841 | { 1821, 3, 1, 4, 30, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // ILVEV_W |
| 4842 | { 1820, 3, 1, 4, 30, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // ILVEV_H |
| 4843 | { 1819, 3, 1, 4, 30, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // ILVEV_D |
| 4844 | { 1818, 3, 1, 4, 30, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // ILVEV_B |
| 4845 | { 1817, 1, 0, 4, 327, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // HYPCALL_MM |
| 4846 | { 1816, 1, 0, 4, 90, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // HYPCALL |
| 4847 | { 1815, 3, 1, 4, 173, 0, 0, MipsOpInfoBase + 724, 0, 0, 0x6ULL }, // HSUB_U_W |
| 4848 | { 1814, 3, 1, 4, 173, 0, 0, MipsOpInfoBase + 721, 0, 0, 0x6ULL }, // HSUB_U_H |
| 4849 | { 1813, 3, 1, 4, 173, 0, 0, MipsOpInfoBase + 718, 0, 0, 0x6ULL }, // HSUB_U_D |
| 4850 | { 1812, 3, 1, 4, 173, 0, 0, MipsOpInfoBase + 724, 0, 0, 0x6ULL }, // HSUB_S_W |
| 4851 | { 1811, 3, 1, 4, 173, 0, 0, MipsOpInfoBase + 721, 0, 0, 0x6ULL }, // HSUB_S_H |
| 4852 | { 1810, 3, 1, 4, 173, 0, 0, MipsOpInfoBase + 718, 0, 0, 0x6ULL }, // HSUB_S_D |
| 4853 | { 1809, 3, 1, 4, 172, 0, 0, MipsOpInfoBase + 724, 0, 0, 0x6ULL }, // HADD_U_W |
| 4854 | { 1808, 3, 1, 4, 172, 0, 0, MipsOpInfoBase + 721, 0, 0, 0x6ULL }, // HADD_U_H |
| 4855 | { 1807, 3, 1, 4, 172, 0, 0, MipsOpInfoBase + 718, 0, 0, 0x6ULL }, // HADD_U_D |
| 4856 | { 1806, 3, 1, 4, 172, 0, 0, MipsOpInfoBase + 724, 0, 0, 0x6ULL }, // HADD_S_W |
| 4857 | { 1805, 3, 1, 4, 172, 0, 0, MipsOpInfoBase + 721, 0, 0, 0x6ULL }, // HADD_S_H |
| 4858 | { 1804, 3, 1, 4, 172, 0, 0, MipsOpInfoBase + 718, 0, 0, 0x6ULL }, // HADD_S_D |
| 4859 | { 1803, 2, 0, 4, 354, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // GINVT_MMR6 |
| 4860 | { 1802, 2, 0, 4, 340, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // GINVT |
| 4861 | { 1801, 1, 0, 4, 354, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // GINVI_MMR6 |
| 4862 | { 1800, 1, 0, 4, 340, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // GINVI |
| 4863 | { 1799, 2, 1, 4, 161, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FTRUNC_U_W |
| 4864 | { 1798, 2, 1, 4, 161, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FTRUNC_U_D |
| 4865 | { 1797, 2, 1, 4, 161, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FTRUNC_S_W |
| 4866 | { 1796, 2, 1, 4, 161, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FTRUNC_S_D |
| 4867 | { 1795, 3, 1, 4, 160, 0, 0, MipsOpInfoBase + 774, 0, 0, 0x6ULL }, // FTQ_W |
| 4868 | { 1794, 3, 1, 4, 160, 0, 0, MipsOpInfoBase + 771, 0, 0, 0x6ULL }, // FTQ_H |
| 4869 | { 1793, 2, 1, 4, 158, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FTINT_U_W |
| 4870 | { 1792, 2, 1, 4, 158, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FTINT_U_D |
| 4871 | { 1791, 2, 1, 4, 158, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FTINT_S_W |
| 4872 | { 1790, 2, 1, 4, 158, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FTINT_S_D |
| 4873 | { 1789, 3, 1, 4, 143, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSUN_W |
| 4874 | { 1788, 3, 1, 4, 143, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSUN_D |
| 4875 | { 1787, 3, 1, 4, 142, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSUNE_W |
| 4876 | { 1786, 3, 1, 4, 142, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSUNE_D |
| 4877 | { 1785, 3, 1, 4, 141, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSULT_W |
| 4878 | { 1784, 3, 1, 4, 141, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSULT_D |
| 4879 | { 1783, 3, 1, 4, 140, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSULE_W |
| 4880 | { 1782, 3, 1, 4, 140, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSULE_D |
| 4881 | { 1781, 3, 1, 4, 139, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSUEQ_W |
| 4882 | { 1780, 3, 1, 4, 139, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSUEQ_D |
| 4883 | { 1779, 3, 1, 4, 69, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSUB_W |
| 4884 | { 1778, 3, 1, 4, 416, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x6ULL }, // FSUB_S_MMR6 |
| 4885 | { 1777, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSUB_S_MM |
| 4886 | { 1776, 3, 1, 4, 12, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSUB_S |
| 4887 | { 1775, 3, 1, 4, 183, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // FSUB_PS64 |
| 4888 | { 1774, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSUB_D64_MM |
| 4889 | { 1773, 3, 1, 4, 12, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSUB_D64 |
| 4890 | { 1772, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSUB_D32_MM |
| 4891 | { 1771, 3, 1, 4, 12, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSUB_D32 |
| 4892 | { 1770, 3, 1, 4, 69, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSUB_D |
| 4893 | { 1769, 2, 1, 4, 200, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FSQRT_W |
| 4894 | { 1768, 2, 1, 4, 393, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSQRT_S_MM |
| 4895 | { 1767, 2, 1, 4, 193, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSQRT_S |
| 4896 | { 1766, 2, 1, 4, 394, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSQRT_D64_MM |
| 4897 | { 1765, 2, 1, 4, 194, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSQRT_D64 |
| 4898 | { 1764, 2, 1, 4, 394, 1, 0, MipsOpInfoBase + 754, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSQRT_D32_MM |
| 4899 | { 1763, 2, 1, 4, 194, 1, 0, MipsOpInfoBase + 754, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FSQRT_D32 |
| 4900 | { 1762, 2, 1, 4, 14, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FSQRT_D |
| 4901 | { 1761, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSOR_W |
| 4902 | { 1760, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSOR_D |
| 4903 | { 1759, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSNE_W |
| 4904 | { 1758, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSNE_D |
| 4905 | { 1757, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSLT_W |
| 4906 | { 1756, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSLT_D |
| 4907 | { 1755, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSLE_W |
| 4908 | { 1754, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSLE_D |
| 4909 | { 1753, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSEQ_W |
| 4910 | { 1752, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSEQ_D |
| 4911 | { 1751, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FSAF_W |
| 4912 | { 1750, 3, 1, 4, 138, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FSAF_D |
| 4913 | { 1749, 2, 1, 4, 196, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FRSQRT_W |
| 4914 | { 1748, 2, 1, 4, 196, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FRSQRT_D |
| 4915 | { 1747, 2, 1, 4, 159, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FRINT_W |
| 4916 | { 1746, 2, 1, 4, 159, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FRINT_D |
| 4917 | { 1745, 2, 1, 4, 195, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FRCP_W |
| 4918 | { 1744, 2, 1, 4, 195, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FRCP_D |
| 4919 | { 1743, 3, 2, 4, 325, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // FORK |
| 4920 | { 1742, 2, 1, 4, 400, 0, 0, MipsOpInfoBase + 631, 0, 0, 0x4ULL }, // FNEG_S_MMR6 |
| 4921 | { 1741, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 631, 0, 0, 0x4ULL }, // FNEG_S_MM |
| 4922 | { 1740, 2, 1, 4, 374, 0, 0, MipsOpInfoBase + 631, 0, 0, 0x4ULL }, // FNEG_S |
| 4923 | { 1739, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 623, 0, 0, 0x4ULL }, // FNEG_D64_MM |
| 4924 | { 1738, 2, 1, 4, 374, 0, 0, MipsOpInfoBase + 623, 0, 0, 0x4ULL }, // FNEG_D64 |
| 4925 | { 1737, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 754, 0, 0, 0x4ULL }, // FNEG_D32_MM |
| 4926 | { 1736, 2, 1, 4, 374, 0, 0, MipsOpInfoBase + 754, 0, 0, 0x4ULL }, // FNEG_D32 |
| 4927 | { 1735, 3, 1, 4, 201, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FMUL_W |
| 4928 | { 1734, 3, 1, 4, 416, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x6ULL }, // FMUL_S_MMR6 |
| 4929 | { 1733, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FMUL_S_MM |
| 4930 | { 1732, 3, 1, 4, 376, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FMUL_S |
| 4931 | { 1731, 3, 1, 4, 183, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // FMUL_PS64 |
| 4932 | { 1730, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FMUL_D64_MM |
| 4933 | { 1729, 3, 1, 4, 13, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FMUL_D64 |
| 4934 | { 1728, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FMUL_D32_MM |
| 4935 | { 1727, 3, 1, 4, 13, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FMUL_D32 |
| 4936 | { 1726, 3, 1, 4, 201, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FMUL_D |
| 4937 | { 1725, 4, 1, 4, 72, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // FMSUB_W |
| 4938 | { 1724, 4, 1, 4, 72, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // FMSUB_D |
| 4939 | { 1723, 2, 1, 4, 416, 0, 0, MipsOpInfoBase + 631, 0, 0, 0x4ULL }, // FMOV_S_MMR6 |
| 4940 | { 1722, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MoveReg), 0x4ULL }, // FMOV_S_MM |
| 4941 | { 1721, 2, 1, 4, 124, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MoveReg), 0x4ULL }, // FMOV_S |
| 4942 | { 1720, 2, 1, 4, 416, 0, 0, MipsOpInfoBase + 623, 0, 0, 0x4ULL }, // FMOV_D_MMR6 |
| 4943 | { 1719, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 623, 0, 0, 0x4ULL }, // FMOV_D64_MM |
| 4944 | { 1718, 2, 1, 4, 124, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MoveReg), 0x4ULL }, // FMOV_D64 |
| 4945 | { 1717, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 754, 0, 0, 0x4ULL }, // FMOV_D32_MM |
| 4946 | { 1716, 2, 1, 4, 124, 0, 0, MipsOpInfoBase + 754, 0, 0|(1ULL<<MCID::MoveReg), 0x4ULL }, // FMOV_D32 |
| 4947 | { 1715, 3, 1, 4, 45, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FMIN_W |
| 4948 | { 1714, 3, 1, 4, 45, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FMIN_D |
| 4949 | { 1713, 3, 1, 4, 168, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FMIN_A_W |
| 4950 | { 1712, 3, 1, 4, 168, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FMIN_A_D |
| 4951 | { 1711, 3, 1, 4, 167, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FMAX_W |
| 4952 | { 1710, 3, 1, 4, 167, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FMAX_D |
| 4953 | { 1709, 3, 1, 4, 166, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FMAX_A_W |
| 4954 | { 1708, 3, 1, 4, 166, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FMAX_A_D |
| 4955 | { 1707, 4, 1, 4, 199, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // FMADD_W |
| 4956 | { 1706, 4, 1, 4, 199, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // FMADD_D |
| 4957 | { 1705, 2, 1, 4, 407, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_S_MMR6 |
| 4958 | { 1704, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_S_MM |
| 4959 | { 1703, 2, 1, 4, 225, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_S |
| 4960 | { 1702, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_MM |
| 4961 | { 1701, 2, 1, 4, 407, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_D_MMR6 |
| 4962 | { 1700, 2, 1, 4, 225, 0, 0, MipsOpInfoBase + 629, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_D64 |
| 4963 | { 1699, 2, 1, 4, 225, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_W_D32 |
| 4964 | { 1698, 2, 1, 4, 407, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_L_S_MMR6 |
| 4965 | { 1697, 2, 1, 4, 225, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_L_S |
| 4966 | { 1696, 2, 1, 4, 407, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_L_D_MMR6 |
| 4967 | { 1695, 2, 1, 4, 225, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FLOOR_L_D64 |
| 4968 | { 1694, 2, 1, 4, 68, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FLOG2_W |
| 4969 | { 1693, 2, 1, 4, 68, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FLOG2_D |
| 4970 | { 1692, 2, 1, 4, 36, 0, 0, MipsOpInfoBase + 787, 0, 0, 0x6ULL }, // FILL_W |
| 4971 | { 1691, 2, 1, 4, 36, 0, 0, MipsOpInfoBase + 785, 0, 0, 0x6ULL }, // FILL_H |
| 4972 | { 1690, 2, 1, 4, 36, 0, 0, MipsOpInfoBase + 783, 0, 0, 0x6ULL }, // FILL_D |
| 4973 | { 1689, 2, 1, 4, 36, 0, 0, MipsOpInfoBase + 781, 0, 0, 0x6ULL }, // FILL_B |
| 4974 | { 1688, 2, 1, 4, 157, 0, 0, MipsOpInfoBase + 779, 0, 0, 0x6ULL }, // FFQR_W |
| 4975 | { 1687, 2, 1, 4, 157, 0, 0, MipsOpInfoBase + 777, 0, 0, 0x6ULL }, // FFQR_D |
| 4976 | { 1686, 2, 1, 4, 156, 0, 0, MipsOpInfoBase + 779, 0, 0, 0x6ULL }, // FFQL_W |
| 4977 | { 1685, 2, 1, 4, 156, 0, 0, MipsOpInfoBase + 777, 0, 0, 0x6ULL }, // FFQL_D |
| 4978 | { 1684, 2, 1, 4, 155, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FFINT_U_W |
| 4979 | { 1683, 2, 1, 4, 155, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FFINT_U_D |
| 4980 | { 1682, 2, 1, 4, 155, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FFINT_S_W |
| 4981 | { 1681, 2, 1, 4, 155, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FFINT_S_D |
| 4982 | { 1680, 2, 1, 4, 164, 0, 0, MipsOpInfoBase + 779, 0, 0, 0x6ULL }, // FEXUPR_W |
| 4983 | { 1679, 2, 1, 4, 164, 0, 0, MipsOpInfoBase + 777, 0, 0, 0x6ULL }, // FEXUPR_D |
| 4984 | { 1678, 2, 1, 4, 163, 0, 0, MipsOpInfoBase + 779, 0, 0, 0x6ULL }, // FEXUPL_W |
| 4985 | { 1677, 2, 1, 4, 163, 0, 0, MipsOpInfoBase + 777, 0, 0, 0x6ULL }, // FEXUPL_D |
| 4986 | { 1676, 3, 1, 4, 134, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FEXP2_W |
| 4987 | { 1675, 3, 1, 4, 134, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FEXP2_D |
| 4988 | { 1674, 3, 1, 4, 162, 0, 0, MipsOpInfoBase + 774, 0, 0, 0x6ULL }, // FEXDO_W |
| 4989 | { 1673, 3, 1, 4, 162, 0, 0, MipsOpInfoBase + 771, 0, 0, 0x6ULL }, // FEXDO_H |
| 4990 | { 1672, 3, 1, 4, 75, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FDIV_W |
| 4991 | { 1671, 3, 1, 4, 417, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x6ULL }, // FDIV_S_MMR6 |
| 4992 | { 1670, 3, 1, 4, 391, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FDIV_S_MM |
| 4993 | { 1669, 3, 1, 4, 191, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FDIV_S |
| 4994 | { 1668, 3, 1, 4, 392, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FDIV_D64_MM |
| 4995 | { 1667, 3, 1, 4, 192, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FDIV_D64 |
| 4996 | { 1666, 3, 1, 4, 392, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FDIV_D32_MM |
| 4997 | { 1665, 3, 1, 4, 192, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // FDIV_D32 |
| 4998 | { 1664, 3, 1, 4, 74, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FDIV_D |
| 4999 | { 1663, 3, 1, 4, 44, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCUN_W |
| 5000 | { 1662, 3, 1, 4, 44, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCUN_D |
| 5001 | { 1661, 3, 1, 4, 153, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCUNE_W |
| 5002 | { 1660, 3, 1, 4, 153, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCUNE_D |
| 5003 | { 1659, 3, 1, 4, 152, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCULT_W |
| 5004 | { 1658, 3, 1, 4, 152, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCULT_D |
| 5005 | { 1657, 3, 1, 4, 151, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCULE_W |
| 5006 | { 1656, 3, 1, 4, 151, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCULE_D |
| 5007 | { 1655, 3, 1, 4, 150, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCUEQ_W |
| 5008 | { 1654, 3, 1, 4, 150, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCUEQ_D |
| 5009 | { 1653, 3, 1, 4, 149, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCOR_W |
| 5010 | { 1652, 3, 1, 4, 149, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCOR_D |
| 5011 | { 1651, 3, 1, 4, 148, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCNE_W |
| 5012 | { 1650, 3, 1, 4, 148, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCNE_D |
| 5013 | { 1649, 3, 0, 4, 388, 0, 1, MipsOpInfoBase + 768, 30, 0, 0x44ULL }, // FCMP_S32_MM |
| 5014 | { 1648, 3, 0, 4, 189, 0, 1, MipsOpInfoBase + 768, 30, 0, 0x44ULL }, // FCMP_S32 |
| 5015 | { 1647, 3, 0, 4, 189, 0, 1, MipsOpInfoBase + 765, 30, 0, 0x44ULL }, // FCMP_D64 |
| 5016 | { 1646, 3, 0, 4, 388, 0, 1, MipsOpInfoBase + 762, 30, 0, 0x44ULL }, // FCMP_D32_MM |
| 5017 | { 1645, 3, 0, 4, 189, 0, 1, MipsOpInfoBase + 762, 30, 0, 0x44ULL }, // FCMP_D32 |
| 5018 | { 1644, 3, 1, 4, 147, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FCLT_W |
| 5019 | { 1643, 3, 1, 4, 147, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FCLT_D |
| 5020 | { 1642, 3, 1, 4, 146, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // FCLE_W |
| 5021 | { 1641, 3, 1, 4, 146, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // FCLE_D |
| 5022 | { 1640, 2, 1, 4, 165, 0, 0, MipsOpInfoBase + 251, 0, 0, 0x6ULL }, // FCLASS_W |
| 5023 | { 1639, 2, 1, 4, 165, 0, 0, MipsOpInfoBase + 249, 0, 0, 0x6ULL }, // FCLASS_D |
| 5024 | { 1638, 3, 1, 4, 145, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCEQ_W |
| 5025 | { 1637, 3, 1, 4, 145, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCEQ_D |
| 5026 | { 1636, 3, 1, 4, 144, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCAF_W |
| 5027 | { 1635, 3, 1, 4, 144, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FCAF_D |
| 5028 | { 1634, 3, 1, 4, 202, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FADD_W |
| 5029 | { 1633, 3, 1, 4, 409, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x6ULL }, // FADD_S_MMR6 |
| 5030 | { 1632, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FADD_S_MM |
| 5031 | { 1631, 3, 1, 4, 12, 1, 0, MipsOpInfoBase + 759, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FADD_S |
| 5032 | { 1630, 3, 1, 4, 183, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // FADD_PS64 |
| 5033 | { 1629, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FADD_D64_MM |
| 5034 | { 1628, 3, 1, 4, 182, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FADD_D64 |
| 5035 | { 1627, 3, 1, 4, 390, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FADD_D32_MM |
| 5036 | { 1626, 3, 1, 4, 182, 1, 0, MipsOpInfoBase + 756, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable), 0x4ULL }, // FADD_D32 |
| 5037 | { 1625, 3, 1, 4, 202, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // FADD_D |
| 5038 | { 1624, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 631, 0, 0, 0x4ULL }, // FABS_S_MM |
| 5039 | { 1623, 2, 1, 4, 374, 0, 0, MipsOpInfoBase + 631, 0, 0, 0x4ULL }, // FABS_S |
| 5040 | { 1622, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 623, 0, 0, 0x4ULL }, // FABS_D64_MM |
| 5041 | { 1621, 2, 1, 4, 125, 0, 0, MipsOpInfoBase + 623, 0, 0, 0x4ULL }, // FABS_D64 |
| 5042 | { 1620, 2, 1, 4, 390, 0, 0, MipsOpInfoBase + 754, 0, 0, 0x4ULL }, // FABS_D32_MM |
| 5043 | { 1619, 2, 1, 4, 125, 0, 0, MipsOpInfoBase + 754, 0, 0, 0x4ULL }, // FABS_D32 |
| 5044 | { 1618, 4, 1, 4, 237, 0, 0, MipsOpInfoBase + 647, 0, 0, 0x1ULL }, // EXT_MMR6 |
| 5045 | { 1617, 4, 1, 4, 236, 0, 0, MipsOpInfoBase + 647, 0, 0, 0x1ULL }, // EXT_MM |
| 5046 | { 1616, 4, 1, 4, 370, 0, 0, MipsOpInfoBase + 639, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // EXTS32 |
| 5047 | { 1615, 4, 1, 4, 370, 0, 0, MipsOpInfoBase + 639, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // EXTS |
| 5048 | { 1614, 3, 1, 4, 626, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_W_MM |
| 5049 | { 1613, 3, 1, 4, 431, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_W |
| 5050 | { 1612, 3, 1, 4, 625, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_S_H_MM |
| 5051 | { 1611, 3, 1, 4, 430, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_S_H |
| 5052 | { 1610, 3, 1, 4, 624, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_R_W_MM |
| 5053 | { 1609, 3, 1, 4, 429, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_R_W |
| 5054 | { 1608, 3, 1, 4, 623, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_RS_W_MM |
| 5055 | { 1607, 3, 1, 4, 428, 0, 1, MipsOpInfoBase + 748, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTR_RS_W |
| 5056 | { 1606, 3, 1, 4, 622, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_W_MM |
| 5057 | { 1605, 3, 1, 4, 427, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_W |
| 5058 | { 1604, 3, 1, 4, 621, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_S_H_MM |
| 5059 | { 1603, 3, 1, 4, 426, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_S_H |
| 5060 | { 1602, 3, 1, 4, 620, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_R_W_MM |
| 5061 | { 1601, 3, 1, 4, 425, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_R_W |
| 5062 | { 1600, 3, 1, 4, 619, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_RS_W_MM |
| 5063 | { 1599, 3, 1, 4, 424, 0, 1, MipsOpInfoBase + 751, 29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTRV_RS_W |
| 5064 | { 1598, 3, 1, 4, 618, 1, 1, MipsOpInfoBase + 748, 24, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTP_MM |
| 5065 | { 1597, 3, 1, 4, 617, 1, 1, MipsOpInfoBase + 751, 24, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTPV_MM |
| 5066 | { 1596, 3, 1, 4, 466, 1, 1, MipsOpInfoBase + 751, 24, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTPV |
| 5067 | { 1595, 3, 1, 4, 616, 1, 2, MipsOpInfoBase + 748, 26, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTPDP_MM |
| 5068 | { 1594, 3, 1, 4, 615, 1, 2, MipsOpInfoBase + 751, 26, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTPDPV_MM |
| 5069 | { 1593, 3, 1, 4, 464, 1, 2, MipsOpInfoBase + 751, 26, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTPDPV |
| 5070 | { 1592, 3, 1, 4, 465, 1, 2, MipsOpInfoBase + 748, 26, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTPDP |
| 5071 | { 1591, 3, 1, 4, 467, 1, 1, MipsOpInfoBase + 748, 24, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EXTP |
| 5072 | { 1590, 4, 1, 4, 110, 0, 0, MipsOpInfoBase + 647, 0, 0, 0x1ULL }, // EXT |
| 5073 | { 1589, 1, 1, 4, 316, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EVP_MMR6 |
| 5074 | { 1588, 1, 1, 4, 323, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EVPE |
| 5075 | { 1587, 1, 1, 4, 308, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EVP |
| 5076 | { 1586, 0, 0, 4, 294, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // ERET_MMR6 |
| 5077 | { 1585, 0, 0, 4, 290, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // ERET_MM |
| 5078 | { 1584, 0, 0, 4, 294, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // ERETNC_MMR6 |
| 5079 | { 1583, 0, 0, 4, 272, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // ERETNC |
| 5080 | { 1582, 0, 0, 4, 272, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // ERET |
| 5081 | { 1581, 1, 1, 4, 323, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EMT |
| 5082 | { 1580, 1, 1, 4, 317, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EI_MMR6 |
| 5083 | { 1579, 1, 1, 4, 310, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EI_MM |
| 5084 | { 1578, 1, 1, 4, 100, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EI |
| 5085 | { 1577, 0, 0, 4, 318, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EHB_MMR6 |
| 5086 | { 1576, 0, 0, 4, 311, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EHB_MM |
| 5087 | { 1575, 0, 0, 4, 101, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // EHB |
| 5088 | { 1574, 2, 0, 2, 253, 0, 2, MipsOpInfoBase + 394, 7, 0, 0x0ULL }, // DivuRxRy16 |
| 5089 | { 1573, 2, 0, 2, 252, 0, 2, MipsOpInfoBase + 394, 7, 0, 0x0ULL }, // DivRxRy16 |
| 5090 | { 1572, 1, 1, 4, 316, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DVP_MMR6 |
| 5091 | { 1571, 1, 1, 4, 323, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DVPE |
| 5092 | { 1570, 1, 1, 4, 308, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DVP |
| 5093 | { 1569, 2, 0, 4, 266, 0, 2, MipsOpInfoBase + 385, 21, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DUDIV |
| 5094 | { 1568, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Rematerializable), 0x1ULL }, // DSUBu |
| 5095 | { 1567, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DSUB |
| 5096 | { 1566, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 743, 0, 0, 0x1ULL }, // DSRLV |
| 5097 | { 1565, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DSRL32 |
| 5098 | { 1564, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0, 0x1ULL }, // DSRL |
| 5099 | { 1563, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 743, 0, 0, 0x1ULL }, // DSRAV |
| 5100 | { 1562, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DSRA32 |
| 5101 | { 1561, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0, 0x1ULL }, // DSRA |
| 5102 | { 1560, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 743, 0, 0, 0x1ULL }, // DSLLV |
| 5103 | { 1559, 2, 1, 4, 238, 0, 0, MipsOpInfoBase + 746, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DSLL64_32 |
| 5104 | { 1558, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DSLL32 |
| 5105 | { 1557, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0, 0x1ULL }, // DSLL |
| 5106 | { 1556, 2, 1, 4, 239, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // DSHD |
| 5107 | { 1555, 2, 0, 4, 265, 0, 2, MipsOpInfoBase + 385, 21, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DSDIV |
| 5108 | { 1554, 2, 1, 4, 239, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // DSBH |
| 5109 | { 1553, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 743, 0, 0, 0x1ULL }, // DROTRV |
| 5110 | { 1552, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DROTR32 |
| 5111 | { 1551, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0, 0x1ULL }, // DROTR |
| 5112 | { 1550, 4, 1, 4, 721, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPS_W_PH_MMR2 |
| 5113 | { 1549, 4, 1, 4, 557, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPS_W_PH |
| 5114 | { 1548, 4, 1, 4, 724, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPSX_W_PH_MMR2 |
| 5115 | { 1547, 4, 1, 4, 560, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPSX_W_PH |
| 5116 | { 1546, 4, 1, 4, 614, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPSU_H_QBR_MM |
| 5117 | { 1545, 4, 1, 4, 463, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPSU_H_QBR |
| 5118 | { 1544, 4, 1, 4, 613, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPSU_H_QBL_MM |
| 5119 | { 1543, 4, 1, 4, 462, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPSU_H_QBL |
| 5120 | { 1542, 4, 1, 4, 71, 0, 0, MipsOpInfoBase + 735, 0, 0, 0x6ULL }, // DPSUB_U_W |
| 5121 | { 1541, 4, 1, 4, 71, 0, 0, MipsOpInfoBase + 731, 0, 0, 0x6ULL }, // DPSUB_U_H |
| 5122 | { 1540, 4, 1, 4, 71, 0, 0, MipsOpInfoBase + 727, 0, 0, 0x6ULL }, // DPSUB_U_D |
| 5123 | { 1539, 4, 1, 4, 71, 0, 0, MipsOpInfoBase + 735, 0, 0, 0x6ULL }, // DPSUB_S_W |
| 5124 | { 1538, 4, 1, 4, 71, 0, 0, MipsOpInfoBase + 731, 0, 0, 0x6ULL }, // DPSUB_S_H |
| 5125 | { 1537, 4, 1, 4, 71, 0, 0, MipsOpInfoBase + 727, 0, 0, 0x6ULL }, // DPSUB_S_D |
| 5126 | { 1536, 4, 1, 4, 612, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQ_S_W_PH_MM |
| 5127 | { 1535, 4, 1, 4, 461, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQ_S_W_PH |
| 5128 | { 1534, 4, 1, 4, 611, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQ_SA_L_W_MM |
| 5129 | { 1533, 4, 1, 4, 460, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQ_SA_L_W |
| 5130 | { 1532, 4, 1, 4, 722, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQX_S_W_PH_MMR2 |
| 5131 | { 1531, 4, 1, 4, 558, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQX_S_W_PH |
| 5132 | { 1530, 4, 1, 4, 723, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQX_SA_W_PH_MMR2 |
| 5133 | { 1529, 4, 1, 4, 559, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPSQX_SA_W_PH |
| 5134 | { 1528, 2, 1, 4, 370, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // DPOP |
| 5135 | { 1527, 4, 1, 4, 717, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPA_W_PH_MMR2 |
| 5136 | { 1526, 4, 1, 4, 553, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPA_W_PH |
| 5137 | { 1525, 4, 1, 4, 720, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPAX_W_PH_MMR2 |
| 5138 | { 1524, 4, 1, 4, 556, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPAX_W_PH |
| 5139 | { 1523, 4, 1, 4, 610, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPAU_H_QBR_MM |
| 5140 | { 1522, 4, 1, 4, 459, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPAU_H_QBR |
| 5141 | { 1521, 4, 1, 4, 609, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPAU_H_QBL_MM |
| 5142 | { 1520, 4, 1, 4, 458, 0, 0, MipsOpInfoBase + 739, 0, 0, 0x6ULL }, // DPAU_H_QBL |
| 5143 | { 1519, 4, 1, 4, 608, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQ_S_W_PH_MM |
| 5144 | { 1518, 4, 1, 4, 457, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQ_S_W_PH |
| 5145 | { 1517, 4, 1, 4, 607, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQ_SA_L_W_MM |
| 5146 | { 1516, 4, 1, 4, 456, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQ_SA_L_W |
| 5147 | { 1515, 4, 1, 4, 719, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQX_S_W_PH_MMR2 |
| 5148 | { 1514, 4, 1, 4, 555, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQX_S_W_PH |
| 5149 | { 1513, 4, 1, 4, 718, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQX_SA_W_PH_MMR2 |
| 5150 | { 1512, 4, 1, 4, 554, 0, 1, MipsOpInfoBase + 739, 23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DPAQX_SA_W_PH |
| 5151 | { 1511, 4, 1, 4, 203, 0, 0, MipsOpInfoBase + 735, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DPADD_U_W |
| 5152 | { 1510, 4, 1, 4, 203, 0, 0, MipsOpInfoBase + 731, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DPADD_U_H |
| 5153 | { 1509, 4, 1, 4, 203, 0, 0, MipsOpInfoBase + 727, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DPADD_U_D |
| 5154 | { 1508, 4, 1, 4, 203, 0, 0, MipsOpInfoBase + 735, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DPADD_S_W |
| 5155 | { 1507, 4, 1, 4, 203, 0, 0, MipsOpInfoBase + 731, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DPADD_S_H |
| 5156 | { 1506, 4, 1, 4, 203, 0, 0, MipsOpInfoBase + 727, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DPADD_S_D |
| 5157 | { 1505, 3, 1, 4, 204, 0, 0, MipsOpInfoBase + 724, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DOTP_U_W |
| 5158 | { 1504, 3, 1, 4, 204, 0, 0, MipsOpInfoBase + 721, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DOTP_U_H |
| 5159 | { 1503, 3, 1, 4, 204, 0, 0, MipsOpInfoBase + 718, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DOTP_U_D |
| 5160 | { 1502, 3, 1, 4, 204, 0, 0, MipsOpInfoBase + 724, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DOTP_S_W |
| 5161 | { 1501, 3, 1, 4, 204, 0, 0, MipsOpInfoBase + 721, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DOTP_S_H |
| 5162 | { 1500, 3, 1, 4, 204, 0, 0, MipsOpInfoBase + 718, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // DOTP_S_D |
| 5163 | { 1499, 3, 1, 4, 8, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x6ULL }, // DMUL_R6 |
| 5164 | { 1498, 3, 1, 4, 263, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DMULU |
| 5165 | { 1497, 2, 0, 4, 264, 0, 2, MipsOpInfoBase + 385, 21, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // DMULTu |
| 5166 | { 1496, 2, 0, 4, 264, 0, 2, MipsOpInfoBase + 385, 21, 0|(1ULL<<MCID::Commutable), 0x1ULL }, // DMULT |
| 5167 | { 1495, 3, 1, 4, 371, 0, 5, MipsOpInfoBase + 234, 16, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // DMUL |
| 5168 | { 1494, 3, 1, 4, 8, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x6ULL }, // DMUHU |
| 5169 | { 1493, 3, 1, 4, 8, 0, 0, MipsOpInfoBase + 234, 0, 0, 0x6ULL }, // DMUH |
| 5170 | { 1492, 3, 1, 4, 326, 0, 0, MipsOpInfoBase + 712, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMTGC0 |
| 5171 | { 1491, 2, 2, 4, 370, 0, 0, MipsOpInfoBase + 362, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMTC2_OCTEON |
| 5172 | { 1490, 3, 1, 4, 321, 0, 0, MipsOpInfoBase + 715, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMTC2 |
| 5173 | { 1489, 2, 1, 4, 420, 0, 0, MipsOpInfoBase + 404, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Bitcast), 0x4ULL }, // DMTC1 |
| 5174 | { 1488, 3, 1, 4, 320, 0, 0, MipsOpInfoBase + 712, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMTC0 |
| 5175 | { 1487, 1, 1, 4, 323, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DMT |
| 5176 | { 1486, 3, 1, 4, 9, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DMODU |
| 5177 | { 1485, 3, 1, 4, 271, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DMOD |
| 5178 | { 1484, 3, 1, 4, 326, 0, 0, MipsOpInfoBase + 704, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMFGC0 |
| 5179 | { 1483, 2, 2, 4, 370, 0, 0, MipsOpInfoBase + 362, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMFC2_OCTEON |
| 5180 | { 1482, 3, 1, 4, 321, 0, 0, MipsOpInfoBase + 709, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMFC2 |
| 5181 | { 1481, 2, 1, 4, 420, 0, 0, MipsOpInfoBase + 707, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::Bitcast), 0x4ULL }, // DMFC1 |
| 5182 | { 1480, 3, 1, 4, 319, 0, 0, MipsOpInfoBase + 704, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // DMFC0 |
| 5183 | { 1479, 4, 1, 4, 241, 0, 0, MipsOpInfoBase + 695, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DLSA_R6 |
| 5184 | { 1478, 4, 1, 4, 241, 0, 0, MipsOpInfoBase + 695, 0, 0, 0x6ULL }, // DLSA |
| 5185 | { 1477, 1, 1, 4, 317, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DI_MMR6 |
| 5186 | { 1476, 1, 1, 4, 310, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DI_MM |
| 5187 | { 1475, 3, 1, 4, 16, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // DIV_U_W |
| 5188 | { 1474, 3, 1, 4, 16, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // DIV_U_H |
| 5189 | { 1473, 3, 1, 4, 16, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // DIV_U_D |
| 5190 | { 1472, 3, 1, 4, 16, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // DIV_U_B |
| 5191 | { 1471, 3, 1, 4, 15, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // DIV_S_W |
| 5192 | { 1470, 3, 1, 4, 15, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // DIV_S_H |
| 5193 | { 1469, 3, 1, 4, 15, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // DIV_S_D |
| 5194 | { 1468, 3, 1, 4, 15, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // DIV_S_B |
| 5195 | { 1467, 3, 1, 4, 261, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DIV_MMR6 |
| 5196 | { 1466, 3, 1, 4, 261, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DIVU_MMR6 |
| 5197 | { 1465, 3, 1, 4, 105, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DIVU |
| 5198 | { 1464, 3, 1, 4, 103, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DIV |
| 5199 | { 1463, 5, 1, 4, 239, 0, 0, MipsOpInfoBase + 699, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DINSU |
| 5200 | { 1462, 5, 1, 4, 239, 0, 0, MipsOpInfoBase + 699, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DINSM |
| 5201 | { 1461, 5, 1, 4, 239, 0, 0, MipsOpInfoBase + 699, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DINS |
| 5202 | { 1460, 1, 1, 4, 100, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DI |
| 5203 | { 1459, 4, 1, 4, 239, 0, 0, MipsOpInfoBase + 639, 0, 0, 0x1ULL }, // DEXTU |
| 5204 | { 1458, 4, 1, 4, 239, 0, 0, MipsOpInfoBase + 639, 0, 0, 0x1ULL }, // DEXTM |
| 5205 | { 1457, 4, 1, 4, 238, 0, 0, MipsOpInfoBase + 643, 0, 0, 0x1ULL }, // DEXT64_32 |
| 5206 | { 1456, 4, 1, 4, 239, 0, 0, MipsOpInfoBase + 639, 0, 0, 0x1ULL }, // DEXT |
| 5207 | { 1455, 0, 0, 4, 294, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // DERET_MMR6 |
| 5208 | { 1454, 0, 0, 4, 290, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // DERET_MM |
| 5209 | { 1453, 0, 0, 4, 272, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // DERET |
| 5210 | { 1452, 3, 1, 4, 9, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DDIVU |
| 5211 | { 1451, 3, 1, 4, 271, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::UsesCustomInserter), 0x6ULL }, // DDIV |
| 5212 | { 1450, 2, 1, 4, 241, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x6ULL }, // DCLZ_R6 |
| 5213 | { 1449, 2, 1, 4, 240, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // DCLZ |
| 5214 | { 1448, 2, 1, 4, 241, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x6ULL }, // DCLO_R6 |
| 5215 | { 1447, 2, 1, 4, 240, 0, 0, MipsOpInfoBase + 385, 0, 0, 0x1ULL }, // DCLO |
| 5216 | { 1446, 2, 1, 4, 241, 0, 0, MipsOpInfoBase + 385, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DBITSWAP |
| 5217 | { 1445, 3, 1, 4, 241, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DAUI |
| 5218 | { 1444, 3, 1, 4, 241, 0, 0, MipsOpInfoBase + 692, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DATI |
| 5219 | { 1443, 4, 1, 4, 241, 0, 0, MipsOpInfoBase + 695, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DALIGN |
| 5220 | { 1442, 3, 1, 4, 241, 0, 0, MipsOpInfoBase + 692, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // DAHI |
| 5221 | { 1441, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // DADDu |
| 5222 | { 1440, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2ULL }, // DADDiu |
| 5223 | { 1439, 3, 1, 4, 240, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // DADDi |
| 5224 | { 1438, 3, 1, 4, 239, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // DADD |
| 5225 | { 1437, 2, 0, 4, 234, 0, 1, MipsOpInfoBase + 568, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // CmpiRxImmX16 |
| 5226 | { 1436, 2, 0, 2, 234, 0, 1, MipsOpInfoBase + 568, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // CmpiRxImm16 |
| 5227 | { 1435, 2, 0, 2, 234, 0, 1, MipsOpInfoBase + 394, 9, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // CmpRxRy16 |
| 5228 | { 1434, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UN_S_MM |
| 5229 | { 1433, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UN_S |
| 5230 | { 1432, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UN_D64_MM |
| 5231 | { 1431, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UN_D64 |
| 5232 | { 1430, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UN_D32_MM |
| 5233 | { 1429, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UN_D32 |
| 5234 | { 1428, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULT_S_MM |
| 5235 | { 1427, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULT_S |
| 5236 | { 1426, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULT_D64_MM |
| 5237 | { 1425, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULT_D64 |
| 5238 | { 1424, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULT_D32_MM |
| 5239 | { 1423, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULT_D32 |
| 5240 | { 1422, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULE_S_MM |
| 5241 | { 1421, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULE_S |
| 5242 | { 1420, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULE_D64_MM |
| 5243 | { 1419, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULE_D64 |
| 5244 | { 1418, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULE_D32_MM |
| 5245 | { 1417, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_ULE_D32 |
| 5246 | { 1416, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UEQ_S_MM |
| 5247 | { 1415, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UEQ_S |
| 5248 | { 1414, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UEQ_D64_MM |
| 5249 | { 1413, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UEQ_D64 |
| 5250 | { 1412, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UEQ_D32_MM |
| 5251 | { 1411, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_UEQ_D32 |
| 5252 | { 1410, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SF_S_MM |
| 5253 | { 1409, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SF_S |
| 5254 | { 1408, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SF_D64_MM |
| 5255 | { 1407, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SF_D64 |
| 5256 | { 1406, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SF_D32_MM |
| 5257 | { 1405, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SF_D32 |
| 5258 | { 1404, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SEQ_S_MM |
| 5259 | { 1403, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SEQ_S |
| 5260 | { 1402, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SEQ_D64_MM |
| 5261 | { 1401, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SEQ_D64 |
| 5262 | { 1400, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SEQ_D32_MM |
| 5263 | { 1399, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_SEQ_D32 |
| 5264 | { 1398, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLT_S_MM |
| 5265 | { 1397, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLT_S |
| 5266 | { 1396, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLT_D64_MM |
| 5267 | { 1395, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLT_D64 |
| 5268 | { 1394, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLT_D32_MM |
| 5269 | { 1393, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLT_D32 |
| 5270 | { 1392, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLE_S_MM |
| 5271 | { 1391, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLE_S |
| 5272 | { 1390, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLE_D64_MM |
| 5273 | { 1389, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLE_D64 |
| 5274 | { 1388, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLE_D32_MM |
| 5275 | { 1387, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_OLE_D32 |
| 5276 | { 1386, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGT_S_MM |
| 5277 | { 1385, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGT_S |
| 5278 | { 1384, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGT_D64_MM |
| 5279 | { 1383, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGT_D64 |
| 5280 | { 1382, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGT_D32_MM |
| 5281 | { 1381, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGT_D32 |
| 5282 | { 1380, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGL_S_MM |
| 5283 | { 1379, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGL_S |
| 5284 | { 1378, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGL_D64_MM |
| 5285 | { 1377, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGL_D64 |
| 5286 | { 1376, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGL_D32_MM |
| 5287 | { 1375, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGL_D32 |
| 5288 | { 1374, 3, 1, 4, 387, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGLE_S_MM |
| 5289 | { 1373, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGLE_S |
| 5290 | { 1372, 3, 1, 4, 387, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGLE_D64_MM |
| 5291 | { 1371, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGLE_D64 |
| 5292 | { 1370, 3, 1, 4, 387, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGLE_D32_MM |
| 5293 | { 1369, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGLE_D32 |
| 5294 | { 1368, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGE_S_MM |
| 5295 | { 1367, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGE_S |
| 5296 | { 1366, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGE_D64_MM |
| 5297 | { 1365, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGE_D64 |
| 5298 | { 1364, 3, 1, 4, 386, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGE_D32_MM |
| 5299 | { 1363, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_NGE_D32 |
| 5300 | { 1362, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LT_S_MM |
| 5301 | { 1361, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LT_S |
| 5302 | { 1360, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LT_D64_MM |
| 5303 | { 1359, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LT_D64 |
| 5304 | { 1358, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LT_D32_MM |
| 5305 | { 1357, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LT_D32 |
| 5306 | { 1356, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LE_S_MM |
| 5307 | { 1355, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LE_S |
| 5308 | { 1354, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LE_D64_MM |
| 5309 | { 1353, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LE_D64 |
| 5310 | { 1352, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LE_D32_MM |
| 5311 | { 1351, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_LE_D32 |
| 5312 | { 1350, 3, 1, 4, 384, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_F_S_MM |
| 5313 | { 1349, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_F_S |
| 5314 | { 1348, 3, 1, 4, 384, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_F_D64_MM |
| 5315 | { 1347, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_F_D64 |
| 5316 | { 1346, 3, 1, 4, 384, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_F_D32_MM |
| 5317 | { 1345, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_F_D32 |
| 5318 | { 1344, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_EQ_S_MM |
| 5319 | { 1343, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 689, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_EQ_S |
| 5320 | { 1342, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_EQ_D64_MM |
| 5321 | { 1341, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 686, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_EQ_D64 |
| 5322 | { 1340, 3, 1, 4, 385, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_EQ_D32_MM |
| 5323 | { 1339, 3, 1, 4, 188, 0, 0, MipsOpInfoBase + 683, 0, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x44ULL }, // C_EQ_D32 |
| 5324 | { 1338, 2, 1, 4, 404, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_S_MMR6 |
| 5325 | { 1337, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_S_MM |
| 5326 | { 1336, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_S |
| 5327 | { 1335, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 629, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_D64_MM |
| 5328 | { 1334, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 629, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_D64 |
| 5329 | { 1333, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 627, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_D32_MM |
| 5330 | { 1332, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 627, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_W_D32 |
| 5331 | { 1331, 2, 1, 4, 404, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_W_MMR6 |
| 5332 | { 1330, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_W_MM |
| 5333 | { 1329, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 631, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_W |
| 5334 | { 1328, 2, 1, 4, 187, 0, 0, MipsOpInfoBase + 629, 0, 0, 0x4ULL }, // CVT_S_PU64 |
| 5335 | { 1327, 2, 1, 4, 187, 0, 0, MipsOpInfoBase + 629, 0, 0, 0x4ULL }, // CVT_S_PL64 |
| 5336 | { 1326, 2, 1, 4, 404, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_L_MMR6 |
| 5337 | { 1325, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 629, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_L |
| 5338 | { 1324, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 629, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_D64_MM |
| 5339 | { 1323, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 629, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_D64 |
| 5340 | { 1322, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 627, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_D32_MM |
| 5341 | { 1321, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 627, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_S_D32 |
| 5342 | { 1320, 2, 1, 4, 377, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_PW_PS64 |
| 5343 | { 1319, 3, 1, 4, 186, 1, 0, MipsOpInfoBase + 680, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CVT_PS_S64 |
| 5344 | { 1318, 2, 1, 4, 377, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_PS_PW64 |
| 5345 | { 1317, 2, 1, 4, 404, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_L_S_MMR6 |
| 5346 | { 1316, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_L_S_MM |
| 5347 | { 1315, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_L_S |
| 5348 | { 1314, 2, 1, 4, 404, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_L_D_MMR6 |
| 5349 | { 1313, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_L_D64_MM |
| 5350 | { 1312, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_L_D64 |
| 5351 | { 1311, 2, 1, 4, 404, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D_L_MMR6 |
| 5352 | { 1310, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D64_W_MM |
| 5353 | { 1309, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D64_W |
| 5354 | { 1308, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D64_S_MM |
| 5355 | { 1307, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 625, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D64_S |
| 5356 | { 1306, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 623, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D64_L |
| 5357 | { 1305, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 678, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D32_W_MM |
| 5358 | { 1304, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 678, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D32_W |
| 5359 | { 1303, 2, 1, 4, 383, 1, 0, MipsOpInfoBase + 678, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D32_S_MM |
| 5360 | { 1302, 2, 1, 4, 185, 1, 0, MipsOpInfoBase + 678, 11, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CVT_D32_S |
| 5361 | { 1301, 2, 0, 4, 123, 0, 0, MipsOpInfoBase + 676, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CTCMSA |
| 5362 | { 1300, 2, 1, 4, 322, 0, 0, MipsOpInfoBase + 674, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CTC2_MM |
| 5363 | { 1299, 2, 1, 4, 398, 0, 0, MipsOpInfoBase + 672, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CTC1_MM |
| 5364 | { 1298, 2, 1, 4, 214, 0, 0, MipsOpInfoBase + 672, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CTC1 |
| 5365 | { 1297, 3, 1, 4, 368, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32W |
| 5366 | { 1296, 3, 1, 4, 368, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32H |
| 5367 | { 1295, 3, 1, 4, 369, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32D |
| 5368 | { 1294, 3, 1, 4, 368, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32CW |
| 5369 | { 1293, 3, 1, 4, 368, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32CH |
| 5370 | { 1292, 3, 1, 4, 369, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32CD |
| 5371 | { 1291, 3, 1, 4, 368, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32CB |
| 5372 | { 1290, 3, 1, 4, 368, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CRC32B |
| 5373 | { 1289, 3, 1, 4, 215, 0, 0, MipsOpInfoBase + 669, 0, 0, 0x6ULL }, // COPY_U_W |
| 5374 | { 1288, 3, 1, 4, 215, 0, 0, MipsOpInfoBase + 666, 0, 0, 0x6ULL }, // COPY_U_H |
| 5375 | { 1287, 3, 1, 4, 215, 0, 0, MipsOpInfoBase + 660, 0, 0, 0x6ULL }, // COPY_U_B |
| 5376 | { 1286, 3, 1, 4, 41, 0, 0, MipsOpInfoBase + 669, 0, 0, 0x6ULL }, // COPY_S_W |
| 5377 | { 1285, 3, 1, 4, 41, 0, 0, MipsOpInfoBase + 666, 0, 0, 0x6ULL }, // COPY_S_H |
| 5378 | { 1284, 3, 1, 4, 41, 0, 0, MipsOpInfoBase + 663, 0, 0, 0x6ULL }, // COPY_S_D |
| 5379 | { 1283, 3, 1, 4, 41, 0, 0, MipsOpInfoBase + 660, 0, 0, 0x6ULL }, // COPY_S_B |
| 5380 | { 1282, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_UN_S_MMR6 |
| 5381 | { 1281, 3, 1, 4, 46, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_UN_S |
| 5382 | { 1280, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_UN_D_MMR6 |
| 5383 | { 1279, 3, 1, 4, 46, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_UN_D |
| 5384 | { 1278, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_ULT_S_MMR6 |
| 5385 | { 1277, 3, 1, 4, 50, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_ULT_S |
| 5386 | { 1276, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_ULT_D_MMR6 |
| 5387 | { 1275, 3, 1, 4, 50, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_ULT_D |
| 5388 | { 1274, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_ULE_S_MMR6 |
| 5389 | { 1273, 3, 1, 4, 52, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_ULE_S |
| 5390 | { 1272, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_ULE_D_MMR6 |
| 5391 | { 1271, 3, 1, 4, 52, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_ULE_D |
| 5392 | { 1270, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_UEQ_S_MMR6 |
| 5393 | { 1269, 3, 1, 4, 47, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_UEQ_S |
| 5394 | { 1268, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_UEQ_D_MMR6 |
| 5395 | { 1267, 3, 1, 4, 47, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_UEQ_D |
| 5396 | { 1266, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUN_S_MMR6 |
| 5397 | { 1265, 3, 1, 4, 61, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUN_S |
| 5398 | { 1264, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUN_D_MMR6 |
| 5399 | { 1263, 3, 1, 4, 61, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUN_D |
| 5400 | { 1262, 3, 1, 4, 403, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULT_S_MMR6 |
| 5401 | { 1261, 3, 1, 4, 60, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULT_S |
| 5402 | { 1260, 3, 1, 4, 403, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULT_D_MMR6 |
| 5403 | { 1259, 3, 1, 4, 60, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULT_D |
| 5404 | { 1258, 3, 1, 4, 403, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULE_S_MMR6 |
| 5405 | { 1257, 3, 1, 4, 59, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULE_S |
| 5406 | { 1256, 3, 1, 4, 403, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULE_D_MMR6 |
| 5407 | { 1255, 3, 1, 4, 59, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SULE_D |
| 5408 | { 1254, 3, 1, 4, 403, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUEQ_S_MMR6 |
| 5409 | { 1253, 3, 1, 4, 58, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUEQ_S |
| 5410 | { 1252, 3, 1, 4, 403, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUEQ_D_MMR6 |
| 5411 | { 1251, 3, 1, 4, 58, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SUEQ_D |
| 5412 | { 1250, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLT_S_MMR6 |
| 5413 | { 1249, 3, 1, 4, 57, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLT_S |
| 5414 | { 1248, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLT_D_MMR6 |
| 5415 | { 1247, 3, 1, 4, 57, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLT_D |
| 5416 | { 1246, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLE_S_MMR6 |
| 5417 | { 1245, 3, 1, 4, 56, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLE_S |
| 5418 | { 1244, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLE_D_MMR6 |
| 5419 | { 1243, 3, 1, 4, 56, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SLE_D |
| 5420 | { 1242, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SEQ_S_MMR6 |
| 5421 | { 1241, 3, 1, 4, 55, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SEQ_S |
| 5422 | { 1240, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SEQ_D_MMR6 |
| 5423 | { 1239, 3, 1, 4, 55, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SEQ_D |
| 5424 | { 1238, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SAF_S_MMR6 |
| 5425 | { 1237, 3, 1, 4, 54, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SAF_S |
| 5426 | { 1236, 3, 1, 4, 402, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SAF_D_MMR6 |
| 5427 | { 1235, 3, 1, 4, 54, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_SAF_D |
| 5428 | { 1234, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_LT_S_MMR6 |
| 5429 | { 1233, 3, 1, 4, 49, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_LT_S |
| 5430 | { 1232, 2, 0, 4, 606, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMP_LT_PH_MM |
| 5431 | { 1231, 2, 0, 4, 455, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMP_LT_PH |
| 5432 | { 1230, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_LT_D_MMR6 |
| 5433 | { 1229, 3, 1, 4, 49, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_LT_D |
| 5434 | { 1228, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_LE_S_MMR6 |
| 5435 | { 1227, 3, 1, 4, 51, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_LE_S |
| 5436 | { 1226, 2, 0, 4, 605, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMP_LE_PH_MM |
| 5437 | { 1225, 2, 0, 4, 454, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMP_LE_PH |
| 5438 | { 1224, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_LE_D_MMR6 |
| 5439 | { 1223, 3, 1, 4, 51, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_LE_D |
| 5440 | { 1222, 3, 1, 4, 53, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_F_S |
| 5441 | { 1221, 3, 1, 4, 53, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_F_D |
| 5442 | { 1220, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_EQ_S_MMR6 |
| 5443 | { 1219, 3, 1, 4, 48, 0, 0, MipsOpInfoBase + 657, 0, 0, 0x16ULL }, // CMP_EQ_S |
| 5444 | { 1218, 2, 0, 4, 604, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMP_EQ_PH_MM |
| 5445 | { 1217, 2, 0, 4, 453, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMP_EQ_PH |
| 5446 | { 1216, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_EQ_D_MMR6 |
| 5447 | { 1215, 3, 1, 4, 48, 0, 0, MipsOpInfoBase + 654, 0, 0, 0x16ULL }, // CMP_EQ_D |
| 5448 | { 1214, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 657, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_AF_S_MMR6 |
| 5449 | { 1213, 3, 1, 4, 401, 0, 0, MipsOpInfoBase + 654, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // CMP_AF_D_MMR6 |
| 5450 | { 1212, 2, 0, 4, 603, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPU_LT_QB_MM |
| 5451 | { 1211, 2, 0, 4, 452, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPU_LT_QB |
| 5452 | { 1210, 2, 0, 4, 602, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPU_LE_QB_MM |
| 5453 | { 1209, 2, 0, 4, 451, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPU_LE_QB |
| 5454 | { 1208, 2, 0, 4, 601, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPU_EQ_QB_MM |
| 5455 | { 1207, 2, 0, 4, 450, 0, 1, MipsOpInfoBase + 523, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPU_EQ_QB |
| 5456 | { 1206, 3, 1, 4, 600, 0, 0, MipsOpInfoBase + 651, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGU_LT_QB_MM |
| 5457 | { 1205, 3, 1, 4, 449, 0, 0, MipsOpInfoBase + 651, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGU_LT_QB |
| 5458 | { 1204, 3, 1, 4, 599, 0, 0, MipsOpInfoBase + 651, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGU_LE_QB_MM |
| 5459 | { 1203, 3, 1, 4, 448, 0, 0, MipsOpInfoBase + 651, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGU_LE_QB |
| 5460 | { 1202, 3, 1, 4, 598, 0, 0, MipsOpInfoBase + 651, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGU_EQ_QB_MM |
| 5461 | { 1201, 3, 1, 4, 447, 0, 0, MipsOpInfoBase + 651, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGU_EQ_QB |
| 5462 | { 1200, 3, 1, 4, 716, 0, 1, MipsOpInfoBase + 651, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGDU_LT_QB_MMR2 |
| 5463 | { 1199, 3, 1, 4, 552, 0, 1, MipsOpInfoBase + 651, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGDU_LT_QB |
| 5464 | { 1198, 3, 1, 4, 715, 0, 1, MipsOpInfoBase + 651, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGDU_LE_QB_MMR2 |
| 5465 | { 1197, 3, 1, 4, 551, 0, 1, MipsOpInfoBase + 651, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGDU_LE_QB |
| 5466 | { 1196, 3, 1, 4, 714, 0, 1, MipsOpInfoBase + 651, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGDU_EQ_QB_MMR2 |
| 5467 | { 1195, 3, 1, 4, 550, 0, 1, MipsOpInfoBase + 651, 15, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CMPGDU_EQ_QB |
| 5468 | { 1194, 2, 1, 4, 233, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x6ULL }, // CLZ_R6 |
| 5469 | { 1193, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CLZ_MMR6 |
| 5470 | { 1192, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // CLZ_MM |
| 5471 | { 1191, 2, 1, 4, 229, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // CLZ |
| 5472 | { 1190, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // CLT_U_W |
| 5473 | { 1189, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // CLT_U_H |
| 5474 | { 1188, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // CLT_U_D |
| 5475 | { 1187, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // CLT_U_B |
| 5476 | { 1186, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // CLT_S_W |
| 5477 | { 1185, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // CLT_S_H |
| 5478 | { 1184, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // CLT_S_D |
| 5479 | { 1183, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // CLT_S_B |
| 5480 | { 1182, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // CLTI_U_W |
| 5481 | { 1181, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // CLTI_U_H |
| 5482 | { 1180, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // CLTI_U_D |
| 5483 | { 1179, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // CLTI_U_B |
| 5484 | { 1178, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // CLTI_S_W |
| 5485 | { 1177, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // CLTI_S_H |
| 5486 | { 1176, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // CLTI_S_D |
| 5487 | { 1175, 3, 1, 4, 135, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // CLTI_S_B |
| 5488 | { 1174, 2, 1, 4, 233, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x6ULL }, // CLO_R6 |
| 5489 | { 1173, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CLO_MMR6 |
| 5490 | { 1172, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // CLO_MM |
| 5491 | { 1171, 2, 1, 4, 229, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x1ULL }, // CLO |
| 5492 | { 1170, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // CLE_U_W |
| 5493 | { 1169, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // CLE_U_H |
| 5494 | { 1168, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // CLE_U_D |
| 5495 | { 1167, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // CLE_U_B |
| 5496 | { 1166, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // CLE_S_W |
| 5497 | { 1165, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // CLE_S_H |
| 5498 | { 1164, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // CLE_S_D |
| 5499 | { 1163, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // CLE_S_B |
| 5500 | { 1162, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // CLEI_U_W |
| 5501 | { 1161, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // CLEI_U_H |
| 5502 | { 1160, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // CLEI_U_D |
| 5503 | { 1159, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // CLEI_U_B |
| 5504 | { 1158, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // CLEI_S_W |
| 5505 | { 1157, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // CLEI_S_H |
| 5506 | { 1156, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // CLEI_S_D |
| 5507 | { 1155, 3, 1, 4, 136, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // CLEI_S_B |
| 5508 | { 1154, 2, 1, 4, 409, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CLASS_S_MMR6 |
| 5509 | { 1153, 2, 1, 4, 11, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CLASS_S |
| 5510 | { 1152, 2, 1, 4, 409, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CLASS_D_MMR6 |
| 5511 | { 1151, 2, 1, 4, 11, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CLASS_D |
| 5512 | { 1150, 4, 1, 4, 370, 0, 0, MipsOpInfoBase + 647, 0, 0, 0x1ULL }, // CINS_i32 |
| 5513 | { 1149, 4, 1, 4, 370, 0, 0, MipsOpInfoBase + 643, 0, 0, 0x1ULL }, // CINS64_32 |
| 5514 | { 1148, 4, 1, 4, 370, 0, 0, MipsOpInfoBase + 639, 0, 0, 0x1ULL }, // CINS32 |
| 5515 | { 1147, 4, 1, 4, 370, 0, 0, MipsOpInfoBase + 639, 0, 0, 0x1ULL }, // CINS |
| 5516 | { 1146, 2, 1, 4, 123, 0, 0, MipsOpInfoBase + 637, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CFCMSA |
| 5517 | { 1145, 2, 1, 4, 322, 0, 0, MipsOpInfoBase + 635, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CFC2_MM |
| 5518 | { 1144, 2, 1, 4, 398, 0, 0, MipsOpInfoBase + 633, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CFC1_MM |
| 5519 | { 1143, 2, 1, 4, 217, 0, 0, MipsOpInfoBase + 633, 0, 0|(1ULL<<MCID::MoveReg)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // CFC1 |
| 5520 | { 1142, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // CEQ_W |
| 5521 | { 1141, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // CEQ_H |
| 5522 | { 1140, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // CEQ_D |
| 5523 | { 1139, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // CEQ_B |
| 5524 | { 1138, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // CEQI_W |
| 5525 | { 1137, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // CEQI_H |
| 5526 | { 1136, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // CEQI_D |
| 5527 | { 1135, 3, 1, 4, 137, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // CEQI_B |
| 5528 | { 1134, 2, 1, 4, 408, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_S_MMR6 |
| 5529 | { 1133, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_S_MM |
| 5530 | { 1132, 2, 1, 4, 224, 0, 0, MipsOpInfoBase + 631, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_S |
| 5531 | { 1131, 2, 1, 4, 383, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_MM |
| 5532 | { 1130, 2, 1, 4, 408, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_D_MMR6 |
| 5533 | { 1129, 2, 1, 4, 224, 0, 0, MipsOpInfoBase + 629, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_D64 |
| 5534 | { 1128, 2, 1, 4, 224, 0, 0, MipsOpInfoBase + 627, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_W_D32 |
| 5535 | { 1127, 2, 1, 4, 408, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_L_S_MMR6 |
| 5536 | { 1126, 2, 1, 4, 224, 0, 0, MipsOpInfoBase + 625, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_L_S |
| 5537 | { 1125, 2, 1, 4, 408, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_L_D_MMR6 |
| 5538 | { 1124, 2, 1, 4, 224, 0, 0, MipsOpInfoBase + 623, 0, 0|(1ULL<<MCID::MayRaiseFPException), 0x4ULL }, // CEIL_L_D64 |
| 5539 | { 1123, 3, 0, 4, 339, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CACHE_R6 |
| 5540 | { 1122, 3, 0, 4, 359, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CACHE_MMR6 |
| 5541 | { 1121, 3, 0, 4, 352, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CACHE_MM |
| 5542 | { 1120, 3, 0, 4, 346, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CACHEE_MM |
| 5543 | { 1119, 3, 0, 4, 97, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CACHEE |
| 5544 | { 1118, 3, 0, 4, 335, 0, 0, MipsOpInfoBase + 620, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // CACHE |
| 5545 | { 1117, 1, 0, 4, 286, 1, 0, MipsOpInfoBase + 0, 9, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BtnezX16 |
| 5546 | { 1116, 1, 0, 2, 286, 1, 0, MipsOpInfoBase + 0, 9, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Btnez16 |
| 5547 | { 1115, 1, 0, 4, 286, 1, 0, MipsOpInfoBase + 0, 9, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BteqzX16 |
| 5548 | { 1114, 1, 0, 2, 286, 1, 0, MipsOpInfoBase + 0, 9, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Bteqz16 |
| 5549 | { 1113, 0, 0, 2, 288, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Break16 |
| 5550 | { 1112, 2, 0, 4, 286, 0, 0, MipsOpInfoBase + 618, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BnezRxImmX16 |
| 5551 | { 1111, 2, 0, 2, 286, 0, 0, MipsOpInfoBase + 618, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // BnezRxImm16 |
| 5552 | { 1110, 1, 0, 4, 286, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BimmX16 |
| 5553 | { 1109, 1, 0, 2, 286, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // Bimm16 |
| 5554 | { 1108, 2, 0, 4, 286, 0, 0, MipsOpInfoBase + 618, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BeqzRxImmX16 |
| 5555 | { 1107, 2, 0, 2, 286, 0, 0, MipsOpInfoBase + 618, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // BeqzRxImm16 |
| 5556 | { 1106, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 616, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BZ_W |
| 5557 | { 1105, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 610, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BZ_V |
| 5558 | { 1104, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 614, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BZ_H |
| 5559 | { 1103, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 612, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BZ_D |
| 5560 | { 1102, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 610, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BZ_B |
| 5561 | { 1101, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // BSET_W |
| 5562 | { 1100, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // BSET_H |
| 5563 | { 1099, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // BSET_D |
| 5564 | { 1098, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // BSET_B |
| 5565 | { 1097, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // BSETI_W |
| 5566 | { 1096, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // BSETI_H |
| 5567 | { 1095, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // BSETI_D |
| 5568 | { 1094, 3, 1, 4, 66, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // BSETI_B |
| 5569 | { 1093, 4, 1, 4, 64, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // BSEL_V |
| 5570 | { 1092, 4, 1, 4, 64, 0, 0, MipsOpInfoBase + 590, 0, 0, 0x6ULL }, // BSELI_B |
| 5571 | { 1091, 2, 0, 4, 297, 0, 0, MipsOpInfoBase + 9, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BREAK_MMR6 |
| 5572 | { 1090, 2, 0, 4, 293, 0, 0, MipsOpInfoBase + 9, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BREAK_MM |
| 5573 | { 1089, 1, 0, 2, 297, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BREAK16_MMR6 |
| 5574 | { 1088, 1, 0, 2, 293, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BREAK16_MM |
| 5575 | { 1087, 2, 0, 4, 280, 0, 0, MipsOpInfoBase + 9, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BREAK |
| 5576 | { 1086, 1, 0, 4, 597, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BPOSGE32_MM |
| 5577 | { 1085, 1, 0, 4, 749, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BPOSGE32C_MMR3 |
| 5578 | { 1084, 1, 0, 4, 446, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BPOSGE32 |
| 5579 | { 1083, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BOVC_MMR6 |
| 5580 | { 1082, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BOVC |
| 5581 | { 1081, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 616, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BNZ_W |
| 5582 | { 1080, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 610, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BNZ_V |
| 5583 | { 1079, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 614, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BNZ_H |
| 5584 | { 1078, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 612, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BNZ_D |
| 5585 | { 1077, 2, 0, 4, 122, 0, 1, MipsOpInfoBase + 610, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BNZ_B |
| 5586 | { 1076, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BNVC_MMR6 |
| 5587 | { 1075, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BNVC |
| 5588 | { 1074, 3, 0, 4, 290, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BNE_MM |
| 5589 | { 1073, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BNEZC_MMR6 |
| 5590 | { 1072, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // BNEZC_MM |
| 5591 | { 1071, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BNEZC64 |
| 5592 | { 1070, 2, 0, 2, 294, 0, 1, MipsOpInfoBase + 588, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BNEZC16_MMR6 |
| 5593 | { 1069, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BNEZC |
| 5594 | { 1068, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BNEZALC_MMR6 |
| 5595 | { 1067, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BNEZALC |
| 5596 | { 1066, 2, 0, 2, 290, 0, 1, MipsOpInfoBase + 588, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BNEZ16_MM |
| 5597 | { 1065, 3, 0, 4, 275, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BNEL |
| 5598 | { 1064, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // BNEG_W |
| 5599 | { 1063, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // BNEG_H |
| 5600 | { 1062, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // BNEG_D |
| 5601 | { 1061, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // BNEG_B |
| 5602 | { 1060, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // BNEGI_W |
| 5603 | { 1059, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // BNEGI_H |
| 5604 | { 1058, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // BNEGI_D |
| 5605 | { 1057, 3, 1, 4, 119, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // BNEGI_B |
| 5606 | { 1056, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BNEC_MMR6 |
| 5607 | { 1055, 3, 0, 4, 302, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BNEC64 |
| 5608 | { 1054, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BNEC |
| 5609 | { 1053, 3, 0, 4, 298, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BNE64 |
| 5610 | { 1052, 3, 0, 4, 272, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BNE |
| 5611 | { 1051, 4, 1, 4, 120, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // BMZ_V |
| 5612 | { 1050, 4, 1, 4, 120, 0, 0, MipsOpInfoBase + 590, 0, 0, 0x6ULL }, // BMZI_B |
| 5613 | { 1049, 4, 1, 4, 120, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // BMNZ_V |
| 5614 | { 1048, 4, 1, 4, 120, 0, 0, MipsOpInfoBase + 590, 0, 0, 0x6ULL }, // BMNZI_B |
| 5615 | { 1047, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BLTZ_MM |
| 5616 | { 1046, 2, 0, 4, 275, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BLTZL |
| 5617 | { 1045, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BLTZC_MMR6 |
| 5618 | { 1044, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLTZC64 |
| 5619 | { 1043, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLTZC |
| 5620 | { 1042, 2, 0, 4, 291, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BLTZAL_MM |
| 5621 | { 1041, 2, 0, 4, 291, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // BLTZALS_MM |
| 5622 | { 1040, 2, 0, 4, 279, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BLTZALL |
| 5623 | { 1039, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BLTZALC_MMR6 |
| 5624 | { 1038, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BLTZALC |
| 5625 | { 1037, 2, 0, 4, 273, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BLTZAL |
| 5626 | { 1036, 2, 0, 4, 298, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BLTZ64 |
| 5627 | { 1035, 2, 0, 4, 272, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BLTZ |
| 5628 | { 1034, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BLTUC_MMR6 |
| 5629 | { 1033, 3, 0, 4, 302, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLTUC64 |
| 5630 | { 1032, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLTUC |
| 5631 | { 1031, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BLTC_MMR6 |
| 5632 | { 1030, 3, 0, 4, 302, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLTC64 |
| 5633 | { 1029, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLTC |
| 5634 | { 1028, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BLEZ_MM |
| 5635 | { 1027, 2, 0, 4, 275, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BLEZL |
| 5636 | { 1026, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BLEZC_MMR6 |
| 5637 | { 1025, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLEZC64 |
| 5638 | { 1024, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BLEZC |
| 5639 | { 1023, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BLEZALC_MMR6 |
| 5640 | { 1022, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BLEZALC |
| 5641 | { 1021, 2, 0, 4, 298, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BLEZ64 |
| 5642 | { 1020, 2, 0, 4, 272, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BLEZ |
| 5643 | { 1019, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BITSWAP_MMR6 |
| 5644 | { 1018, 2, 1, 4, 233, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // BITSWAP |
| 5645 | { 1017, 2, 1, 4, 596, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x6ULL }, // BITREV_MM |
| 5646 | { 1016, 2, 1, 4, 445, 0, 0, MipsOpInfoBase + 151, 0, 0, 0x6ULL }, // BITREV |
| 5647 | { 1015, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // BINSR_W |
| 5648 | { 1014, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // BINSR_H |
| 5649 | { 1013, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // BINSR_D |
| 5650 | { 1012, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // BINSR_B |
| 5651 | { 1011, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 602, 0, 0, 0x6ULL }, // BINSRI_W |
| 5652 | { 1010, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 598, 0, 0, 0x6ULL }, // BINSRI_H |
| 5653 | { 1009, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 594, 0, 0, 0x6ULL }, // BINSRI_D |
| 5654 | { 1008, 4, 1, 4, 115, 0, 0, MipsOpInfoBase + 590, 0, 0, 0x6ULL }, // BINSRI_B |
| 5655 | { 1007, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 201, 0, 0, 0x6ULL }, // BINSL_W |
| 5656 | { 1006, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 205, 0, 0, 0x6ULL }, // BINSL_H |
| 5657 | { 1005, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 197, 0, 0, 0x6ULL }, // BINSL_D |
| 5658 | { 1004, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 606, 0, 0, 0x6ULL }, // BINSL_B |
| 5659 | { 1003, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 602, 0, 0, 0x6ULL }, // BINSLI_W |
| 5660 | { 1002, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 598, 0, 0, 0x6ULL }, // BINSLI_H |
| 5661 | { 1001, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 594, 0, 0, 0x6ULL }, // BINSLI_D |
| 5662 | { 1000, 4, 1, 4, 114, 0, 0, MipsOpInfoBase + 590, 0, 0, 0x6ULL }, // BINSLI_B |
| 5663 | { 999, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BGTZ_MM |
| 5664 | { 998, 2, 0, 4, 275, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BGTZL |
| 5665 | { 997, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BGTZC_MMR6 |
| 5666 | { 996, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGTZC64 |
| 5667 | { 995, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGTZC |
| 5668 | { 994, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BGTZALC_MMR6 |
| 5669 | { 993, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BGTZALC |
| 5670 | { 992, 2, 0, 4, 298, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BGTZ64 |
| 5671 | { 991, 2, 0, 4, 272, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BGTZ |
| 5672 | { 990, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BGEZ_MM |
| 5673 | { 989, 2, 0, 4, 275, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BGEZL |
| 5674 | { 988, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BGEZC_MMR6 |
| 5675 | { 987, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGEZC64 |
| 5676 | { 986, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGEZC |
| 5677 | { 985, 2, 0, 4, 291, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BGEZAL_MM |
| 5678 | { 984, 2, 0, 4, 291, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // BGEZALS_MM |
| 5679 | { 983, 2, 0, 4, 279, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BGEZALL |
| 5680 | { 982, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BGEZALC_MMR6 |
| 5681 | { 981, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BGEZALC |
| 5682 | { 980, 2, 0, 4, 278, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BGEZAL |
| 5683 | { 979, 2, 0, 4, 298, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BGEZ64 |
| 5684 | { 978, 2, 0, 4, 272, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BGEZ |
| 5685 | { 977, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BGEUC_MMR6 |
| 5686 | { 976, 3, 0, 4, 302, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGEUC64 |
| 5687 | { 975, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGEUC |
| 5688 | { 974, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BGEC_MMR6 |
| 5689 | { 973, 3, 0, 4, 302, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGEC64 |
| 5690 | { 972, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BGEC |
| 5691 | { 971, 3, 0, 4, 290, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BEQ_MM |
| 5692 | { 970, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL }, // BEQZC_MMR6 |
| 5693 | { 969, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // BEQZC_MM |
| 5694 | { 968, 2, 0, 4, 302, 0, 1, MipsOpInfoBase + 355, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BEQZC64 |
| 5695 | { 967, 2, 0, 2, 294, 0, 1, MipsOpInfoBase + 588, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BEQZC16_MMR6 |
| 5696 | { 966, 2, 0, 4, 282, 0, 1, MipsOpInfoBase + 353, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BEQZC |
| 5697 | { 965, 2, 0, 4, 295, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BEQZALC_MMR6 |
| 5698 | { 964, 2, 0, 4, 281, 0, 1, MipsOpInfoBase + 353, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BEQZALC |
| 5699 | { 963, 2, 0, 2, 290, 0, 1, MipsOpInfoBase + 588, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BEQZ16_MM |
| 5700 | { 962, 3, 0, 4, 275, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BEQL |
| 5701 | { 961, 3, 0, 4, 294, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BEQC_MMR6 |
| 5702 | { 960, 3, 0, 4, 302, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BEQC64 |
| 5703 | { 959, 3, 0, 4, 282, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL }, // BEQC |
| 5704 | { 958, 3, 0, 4, 298, 0, 1, MipsOpInfoBase + 347, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BEQ64 |
| 5705 | { 957, 3, 0, 4, 272, 0, 1, MipsOpInfoBase + 193, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL }, // BEQ |
| 5706 | { 956, 1, 0, 4, 294, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x16ULL }, // BC_MMR6 |
| 5707 | { 955, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // BCLR_W |
| 5708 | { 954, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // BCLR_H |
| 5709 | { 953, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // BCLR_D |
| 5710 | { 952, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // BCLR_B |
| 5711 | { 951, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // BCLRI_W |
| 5712 | { 950, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // BCLRI_H |
| 5713 | { 949, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // BCLRI_D |
| 5714 | { 948, 3, 1, 4, 118, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // BCLRI_B |
| 5715 | { 947, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 586, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC2NEZC_MMR6 |
| 5716 | { 946, 2, 0, 4, 282, 0, 0, MipsOpInfoBase + 586, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC2NEZ |
| 5717 | { 945, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 586, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC2EQZC_MMR6 |
| 5718 | { 944, 2, 0, 4, 282, 0, 0, MipsOpInfoBase + 586, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC2EQZ |
| 5719 | { 943, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 584, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x45ULL }, // BC1T_MM |
| 5720 | { 942, 2, 0, 4, 373, 0, 1, MipsOpInfoBase + 584, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x45ULL }, // BC1TL |
| 5721 | { 941, 2, 0, 4, 373, 0, 1, MipsOpInfoBase + 584, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x45ULL }, // BC1T |
| 5722 | { 940, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 582, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BC1NEZC_MMR6 |
| 5723 | { 939, 2, 0, 4, 6, 0, 0, MipsOpInfoBase + 582, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC1NEZ |
| 5724 | { 938, 2, 0, 4, 290, 0, 1, MipsOpInfoBase + 584, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x45ULL }, // BC1F_MM |
| 5725 | { 937, 2, 0, 4, 373, 0, 1, MipsOpInfoBase + 584, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x45ULL }, // BC1FL |
| 5726 | { 936, 2, 0, 4, 373, 0, 1, MipsOpInfoBase + 584, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x45ULL }, // BC1F |
| 5727 | { 935, 2, 0, 4, 294, 0, 1, MipsOpInfoBase + 582, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL }, // BC1EQZC_MMR6 |
| 5728 | { 934, 2, 0, 4, 6, 0, 0, MipsOpInfoBase + 582, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC1EQZ |
| 5729 | { 933, 1, 0, 2, 294, 0, 1, MipsOpInfoBase + 189, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BC16_MMR6 |
| 5730 | { 932, 1, 0, 4, 282, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BC |
| 5731 | { 931, 3, 0, 4, 370, 0, 1, MipsOpInfoBase + 579, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL }, // BBIT132 |
| 5732 | { 930, 3, 0, 4, 370, 0, 1, MipsOpInfoBase + 579, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL }, // BBIT1 |
| 5733 | { 929, 3, 0, 4, 370, 0, 1, MipsOpInfoBase + 579, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL }, // BBIT032 |
| 5734 | { 928, 3, 0, 4, 370, 0, 1, MipsOpInfoBase + 579, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL }, // BBIT0 |
| 5735 | { 927, 4, 1, 4, 713, 0, 0, MipsOpInfoBase + 564, 0, 0, 0x6ULL }, // BALIGN_MMR2 |
| 5736 | { 926, 4, 1, 4, 549, 0, 0, MipsOpInfoBase + 564, 0, 0, 0x6ULL }, // BALIGN |
| 5737 | { 925, 1, 0, 4, 295, 0, 1, MipsOpInfoBase + 189, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BALC_MMR6 |
| 5738 | { 924, 1, 0, 4, 281, 0, 1, MipsOpInfoBase + 189, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BALC |
| 5739 | { 923, 1, 0, 4, 272, 0, 1, MipsOpInfoBase + 189, 3, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL }, // BAL |
| 5740 | { 922, 3, 1, 4, 370, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // BADDu |
| 5741 | { 921, 1, 0, 2, 290, 0, 1, MipsOpInfoBase + 189, 2, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // B16_MM |
| 5742 | { 920, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 576, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x0ULL }, // AndRxRxRy16 |
| 5743 | { 919, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 396, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x0ULL }, // AdduRxRyRz16 |
| 5744 | { 918, 1, 0, 4, 234, 1, 1, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // AddiuSpImmX16 |
| 5745 | { 917, 1, 0, 2, 234, 1, 1, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // AddiuSpImm16 |
| 5746 | { 916, 3, 1, 4, 234, 0, 0, MipsOpInfoBase + 573, 0, 0, 0x0ULL }, // AddiuRxRyOffMemX16 |
| 5747 | { 915, 3, 1, 4, 234, 0, 0, MipsOpInfoBase + 570, 0, 0|(1ULL<<MCID::Rematerializable), 0x0ULL }, // AddiuRxRxImmX16 |
| 5748 | { 914, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 570, 0, 0|(1ULL<<MCID::Rematerializable), 0x0ULL }, // AddiuRxRxImm16 |
| 5749 | { 913, 2, 1, 4, 234, 0, 0, MipsOpInfoBase + 568, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // AddiuRxPcImmX16 |
| 5750 | { 912, 2, 1, 4, 234, 0, 0, MipsOpInfoBase + 568, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // AddiuRxImmX16 |
| 5751 | { 911, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_U_W |
| 5752 | { 910, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_U_H |
| 5753 | { 909, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_U_D |
| 5754 | { 908, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_U_B |
| 5755 | { 907, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_S_W |
| 5756 | { 906, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_S_H |
| 5757 | { 905, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_S_D |
| 5758 | { 904, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVE_S_B |
| 5759 | { 903, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_U_W |
| 5760 | { 902, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_U_H |
| 5761 | { 901, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_U_D |
| 5762 | { 900, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_U_B |
| 5763 | { 899, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_S_W |
| 5764 | { 898, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_S_H |
| 5765 | { 897, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_S_D |
| 5766 | { 896, 3, 1, 4, 130, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // AVER_S_B |
| 5767 | { 895, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // AUI_MMR6 |
| 5768 | { 894, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // AUIPC_MMR6 |
| 5769 | { 893, 2, 1, 4, 233, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // AUIPC |
| 5770 | { 892, 3, 1, 4, 233, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // AUI |
| 5771 | { 891, 3, 1, 4, 19, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // ASUB_U_W |
| 5772 | { 890, 3, 1, 4, 19, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // ASUB_U_H |
| 5773 | { 889, 3, 1, 4, 19, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // ASUB_U_D |
| 5774 | { 888, 3, 1, 4, 19, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // ASUB_U_B |
| 5775 | { 887, 3, 1, 4, 18, 0, 0, MipsOpInfoBase + 159, 0, 0, 0x6ULL }, // ASUB_S_W |
| 5776 | { 886, 3, 1, 4, 18, 0, 0, MipsOpInfoBase + 156, 0, 0, 0x6ULL }, // ASUB_S_H |
| 5777 | { 885, 3, 1, 4, 18, 0, 0, MipsOpInfoBase + 153, 0, 0, 0x6ULL }, // ASUB_S_D |
| 5778 | { 884, 3, 1, 4, 18, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // ASUB_S_B |
| 5779 | { 883, 4, 1, 4, 712, 0, 0, MipsOpInfoBase + 564, 0, 0, 0x6ULL }, // APPEND_MMR2 |
| 5780 | { 882, 4, 1, 4, 548, 0, 0, MipsOpInfoBase + 564, 0, 0, 0x6ULL }, // APPEND |
| 5781 | { 881, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ANDi_MM |
| 5782 | { 880, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ANDi64 |
| 5783 | { 879, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ANDi |
| 5784 | { 878, 3, 1, 4, 133, 0, 0, MipsOpInfoBase + 539, 0, 0, 0x6ULL }, // AND_V |
| 5785 | { 877, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // AND_MMR6 |
| 5786 | { 876, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // AND_MM |
| 5787 | { 875, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ANDI_MMR6 |
| 5788 | { 874, 3, 1, 4, 25, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // ANDI_B |
| 5789 | { 873, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 527, 0, 0, 0x0ULL }, // ANDI16_MMR6 |
| 5790 | { 872, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 527, 0, 0, 0x0ULL }, // ANDI16_MM |
| 5791 | { 871, 3, 1, 4, 238, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // AND64 |
| 5792 | { 870, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 561, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // AND16_MMR6 |
| 5793 | { 869, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 561, 0, 0|(1ULL<<MCID::Commutable), 0x0ULL }, // AND16_MM |
| 5794 | { 868, 3, 1, 4, 79, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // AND |
| 5795 | { 867, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ALUIPC_MMR6 |
| 5796 | { 866, 2, 1, 4, 233, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ALUIPC |
| 5797 | { 865, 4, 1, 4, 237, 0, 0, MipsOpInfoBase + 557, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ALIGN_MMR6 |
| 5798 | { 864, 4, 1, 4, 233, 0, 0, MipsOpInfoBase + 557, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ALIGN |
| 5799 | { 863, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // ADDu_MM |
| 5800 | { 862, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL }, // ADDu |
| 5801 | { 861, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ADDiu_MM |
| 5802 | { 860, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2ULL }, // ADDiu |
| 5803 | { 859, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // ADDi_MM |
| 5804 | { 858, 3, 1, 4, 112, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // ADDi |
| 5805 | { 857, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // ADD_MMR6 |
| 5806 | { 856, 3, 1, 4, 236, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // ADD_MM |
| 5807 | { 855, 3, 1, 4, 127, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADD_A_W |
| 5808 | { 854, 3, 1, 4, 127, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADD_A_H |
| 5809 | { 853, 3, 1, 4, 127, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADD_A_D |
| 5810 | { 852, 3, 1, 4, 127, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADD_A_B |
| 5811 | { 851, 3, 1, 4, 595, 1, 1, MipsOpInfoBase + 237, 13, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDWC_MM |
| 5812 | { 850, 3, 1, 4, 444, 1, 1, MipsOpInfoBase + 237, 13, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDWC |
| 5813 | { 849, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDV_W |
| 5814 | { 848, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDV_H |
| 5815 | { 847, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDV_D |
| 5816 | { 846, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDV_B |
| 5817 | { 845, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 554, 0, 0, 0x6ULL }, // ADDVI_W |
| 5818 | { 844, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 551, 0, 0, 0x6ULL }, // ADDVI_H |
| 5819 | { 843, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 548, 0, 0, 0x6ULL }, // ADDVI_D |
| 5820 | { 842, 3, 1, 4, 129, 0, 0, MipsOpInfoBase + 545, 0, 0, 0x6ULL }, // ADDVI_B |
| 5821 | { 841, 3, 1, 4, 594, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDU_S_QB_MM |
| 5822 | { 840, 3, 1, 4, 443, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDU_S_QB |
| 5823 | { 839, 3, 1, 4, 711, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDU_S_PH_MMR2 |
| 5824 | { 838, 3, 1, 4, 547, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDU_S_PH |
| 5825 | { 837, 3, 1, 4, 593, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDU_QB_MM |
| 5826 | { 836, 3, 1, 4, 442, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDU_QB |
| 5827 | { 835, 3, 1, 4, 710, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDU_PH_MMR2 |
| 5828 | { 834, 3, 1, 4, 546, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDU_PH |
| 5829 | { 833, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // ADDU_MMR6 |
| 5830 | { 832, 3, 1, 4, 709, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDUH_R_QB_MMR2 |
| 5831 | { 831, 3, 1, 4, 545, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDUH_R_QB |
| 5832 | { 830, 3, 1, 4, 708, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDUH_QB_MMR2 |
| 5833 | { 829, 3, 1, 4, 544, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDUH_QB |
| 5834 | { 828, 3, 1, 2, 237, 0, 0, MipsOpInfoBase + 542, 0, 0|(1ULL<<MCID::Commutable), 0x0ULL }, // ADDU16_MMR6 |
| 5835 | { 827, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 542, 0, 0|(1ULL<<MCID::Commutable), 0x0ULL }, // ADDU16_MM |
| 5836 | { 826, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_U_W |
| 5837 | { 825, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_U_H |
| 5838 | { 824, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_U_D |
| 5839 | { 823, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_U_B |
| 5840 | { 822, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_S_W |
| 5841 | { 821, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_S_H |
| 5842 | { 820, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_S_D |
| 5843 | { 819, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_S_B |
| 5844 | { 818, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_A_W |
| 5845 | { 817, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_A_H |
| 5846 | { 816, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_A_D |
| 5847 | { 815, 3, 1, 4, 128, 0, 0, MipsOpInfoBase + 539, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDS_A_B |
| 5848 | { 814, 3, 1, 4, 592, 0, 1, MipsOpInfoBase + 237, 12, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDSC_MM |
| 5849 | { 813, 3, 1, 4, 441, 0, 1, MipsOpInfoBase + 237, 12, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDSC |
| 5850 | { 812, 3, 1, 4, 377, 1, 0, MipsOpInfoBase + 536, 11, 0|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL }, // ADDR_PS64 |
| 5851 | { 811, 3, 1, 4, 591, 0, 1, MipsOpInfoBase + 237, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDQ_S_W_MM |
| 5852 | { 810, 3, 1, 4, 440, 0, 1, MipsOpInfoBase + 237, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDQ_S_W |
| 5853 | { 809, 3, 1, 4, 590, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQ_S_PH_MM |
| 5854 | { 808, 3, 1, 4, 439, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQ_S_PH |
| 5855 | { 807, 3, 1, 4, 589, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDQ_PH_MM |
| 5856 | { 806, 3, 1, 4, 438, 0, 1, MipsOpInfoBase + 533, 10, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQ_PH |
| 5857 | { 805, 3, 1, 4, 707, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_W_MMR2 |
| 5858 | { 804, 3, 1, 4, 543, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_W |
| 5859 | { 803, 3, 1, 4, 706, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_R_W_MMR2 |
| 5860 | { 802, 3, 1, 4, 542, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_R_W |
| 5861 | { 801, 3, 1, 4, 705, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_R_PH_MMR2 |
| 5862 | { 800, 3, 1, 4, 541, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_R_PH |
| 5863 | { 799, 3, 1, 4, 704, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_PH_MMR2 |
| 5864 | { 798, 3, 1, 4, 540, 0, 0, MipsOpInfoBase + 533, 0, 0|(1ULL<<MCID::Commutable), 0x6ULL }, // ADDQH_PH |
| 5865 | { 797, 3, 1, 4, 237, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Rematerializable), 0x2ULL }, // ADDIU_MMR6 |
| 5866 | { 796, 1, 0, 2, 236, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ADDIUSP_MM |
| 5867 | { 795, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 530, 0, 0, 0x0ULL }, // ADDIUS5_MM |
| 5868 | { 794, 3, 1, 2, 236, 0, 0, MipsOpInfoBase + 527, 0, 0|(1ULL<<MCID::Commutable), 0x0ULL }, // ADDIUR2_MM |
| 5869 | { 793, 2, 1, 2, 236, 0, 0, MipsOpInfoBase + 525, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ADDIUR1SP_MM |
| 5870 | { 792, 2, 1, 4, 237, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDIUPC_MMR6 |
| 5871 | { 791, 2, 1, 4, 236, 0, 0, MipsOpInfoBase + 525, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // ADDIUPC_MM |
| 5872 | { 790, 2, 1, 4, 233, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ADDIUPC |
| 5873 | { 789, 3, 1, 4, 228, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL }, // ADD |
| 5874 | { 788, 2, 1, 4, 588, 0, 1, MipsOpInfoBase + 151, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ABSQ_S_W_MM |
| 5875 | { 787, 2, 1, 4, 437, 0, 1, MipsOpInfoBase + 151, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ABSQ_S_W |
| 5876 | { 786, 2, 1, 4, 703, 0, 1, MipsOpInfoBase + 523, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ABSQ_S_QB_MMR2 |
| 5877 | { 785, 2, 1, 4, 539, 0, 1, MipsOpInfoBase + 523, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ABSQ_S_QB |
| 5878 | { 784, 2, 1, 4, 587, 0, 1, MipsOpInfoBase + 523, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ABSQ_S_PH_MM |
| 5879 | { 783, 2, 1, 4, 436, 0, 1, MipsOpInfoBase + 523, 10, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL }, // ABSQ_S_PH |
| 5880 | { 782, 3, 1, 4, 28, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // XOR_V_W_PSEUDO |
| 5881 | { 781, 3, 1, 4, 28, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // XOR_V_H_PSEUDO |
| 5882 | { 780, 3, 1, 4, 28, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // XOR_V_D_PSEUDO |
| 5883 | { 779, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Usw |
| 5884 | { 778, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Ush |
| 5885 | { 777, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Ulw |
| 5886 | { 776, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Ulhu |
| 5887 | { 775, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Ulh |
| 5888 | { 774, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // URemMacro |
| 5889 | { 773, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // URemIMacro |
| 5890 | { 772, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // UDivMacro |
| 5891 | { 771, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // UDivIMacro |
| 5892 | { 770, 3, 1, 4, 257, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // UDIV_MM_Pseudo |
| 5893 | { 769, 0, 0, 4, 293, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Trap)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // TRAP_MM |
| 5894 | { 768, 0, 0, 4, 280, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Trap)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // TRAP |
| 5895 | { 767, 1, 0, 4, 296, 0, 1, MipsOpInfoBase + 0, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALL_MMR6 |
| 5896 | { 766, 1, 0, 4, 292, 0, 1, MipsOpInfoBase + 0, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALL_MM |
| 5897 | { 765, 1, 0, 4, 296, 0, 1, MipsOpInfoBase + 196, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLREG_MMR6 |
| 5898 | { 764, 1, 0, 4, 292, 0, 1, MipsOpInfoBase + 196, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLREG_MM |
| 5899 | { 763, 1, 0, 4, 300, 0, 1, MipsOpInfoBase + 317, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLREGHB64 |
| 5900 | { 762, 1, 0, 4, 277, 0, 1, MipsOpInfoBase + 196, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLREGHB |
| 5901 | { 761, 1, 0, 4, 300, 0, 1, MipsOpInfoBase + 317, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLREG64 |
| 5902 | { 760, 1, 0, 4, 277, 0, 1, MipsOpInfoBase + 196, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLREG |
| 5903 | { 759, 1, 0, 4, 284, 0, 1, MipsOpInfoBase + 196, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLR6REG |
| 5904 | { 758, 1, 0, 4, 284, 0, 1, MipsOpInfoBase + 196, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLHBR6REG |
| 5905 | { 757, 1, 0, 4, 305, 0, 1, MipsOpInfoBase + 317, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALLHB64R6REG |
| 5906 | { 756, 1, 0, 4, 305, 0, 1, MipsOpInfoBase + 317, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::HasPostISelHook)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALL64R6REG |
| 5907 | { 755, 1, 0, 4, 276, 0, 1, MipsOpInfoBase + 0, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // TAILCALL |
| 5908 | { 754, 3, 1, 2, 234, 0, 1, MipsOpInfoBase + 396, 9, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SltuRxRyRz16 |
| 5909 | { 753, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 396, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SltuCCRxRy16 |
| 5910 | { 752, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 520, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SltiuCCRxImmX16 |
| 5911 | { 751, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 520, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SltiCCRxImmX16 |
| 5912 | { 750, 3, 1, 2, 234, 0, 0, MipsOpInfoBase + 396, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SltCCRxRy16 |
| 5913 | { 749, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 510, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBtneZSltu |
| 5914 | { 748, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 515, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SelTBtneZSltiu |
| 5915 | { 747, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 515, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBtneZSlti |
| 5916 | { 746, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 510, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBtneZSlt |
| 5917 | { 745, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 515, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBtneZCmpi |
| 5918 | { 744, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 510, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBtneZCmp |
| 5919 | { 743, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 510, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBteqZSltu |
| 5920 | { 742, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 515, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SelTBteqZSltiu |
| 5921 | { 741, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 515, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SelTBteqZSlti |
| 5922 | { 740, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 510, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBteqZSlt |
| 5923 | { 739, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 515, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBteqZCmpi |
| 5924 | { 738, 5, 1, 2, 289, 0, 0, MipsOpInfoBase + 510, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelTBteqZCmp |
| 5925 | { 737, 4, 1, 2, 289, 0, 0, MipsOpInfoBase + 506, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelBneZ |
| 5926 | { 736, 4, 1, 2, 289, 0, 0, MipsOpInfoBase + 506, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SelBeqZ |
| 5927 | { 735, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SaadAddr |
| 5928 | { 734, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SaaAddr |
| 5929 | { 733, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 504, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SZ_W_PSEUDO |
| 5930 | { 732, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 498, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SZ_V_PSEUDO |
| 5931 | { 731, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 502, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SZ_H_PSEUDO |
| 5932 | { 730, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 500, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SZ_D_PSEUDO |
| 5933 | { 729, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 498, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SZ_B_PSEUDO |
| 5934 | { 728, 3, 0, 4, 350, 0, 0, MipsOpInfoBase + 357, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SWM_MM |
| 5935 | { 727, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 324, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // STR_W |
| 5936 | { 726, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 321, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // STR_D |
| 5937 | { 725, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 336, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // STORE_CCOND_DSP |
| 5938 | { 724, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 333, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // STORE_ACC64DSP |
| 5939 | { 723, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 330, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // STORE_ACC64 |
| 5940 | { 722, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 327, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // STORE_ACC128 |
| 5941 | { 721, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SRemMacro |
| 5942 | { 720, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SRemIMacro |
| 5943 | { 719, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 504, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SNZ_W_PSEUDO |
| 5944 | { 718, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 498, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SNZ_V_PSEUDO |
| 5945 | { 717, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 502, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SNZ_H_PSEUDO |
| 5946 | { 716, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 500, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SNZ_D_PSEUDO |
| 5947 | { 715, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 498, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // SNZ_B_PSEUDO |
| 5948 | { 714, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SNEMacro |
| 5949 | { 713, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SNEIMacro |
| 5950 | { 712, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLTUImm64 |
| 5951 | { 711, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLTImm64 |
| 5952 | { 710, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLEUImm64 |
| 5953 | { 709, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLEUImm |
| 5954 | { 708, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLEU |
| 5955 | { 707, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLEImm64 |
| 5956 | { 706, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLEImm |
| 5957 | { 705, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SLE |
| 5958 | { 704, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGTUImm64 |
| 5959 | { 703, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGTUImm |
| 5960 | { 702, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGTImm64 |
| 5961 | { 701, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGTImm |
| 5962 | { 700, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGEUImm64 |
| 5963 | { 699, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGEUImm |
| 5964 | { 698, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGEU |
| 5965 | { 697, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGEImm64 |
| 5966 | { 696, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGEImm |
| 5967 | { 695, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SGE |
| 5968 | { 694, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SEQMacro |
| 5969 | { 693, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SEQIMacro |
| 5970 | { 692, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 495, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDivMacro |
| 5971 | { 691, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDivIMacro |
| 5972 | { 690, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDMacro |
| 5973 | { 689, 3, 1, 4, 256, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDIV_MM_Pseudo |
| 5974 | { 688, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 492, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // SDC1_M1 |
| 5975 | { 687, 0, 0, 2, 286, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x0ULL }, // RetRA16 |
| 5976 | { 686, 0, 0, 4, 276, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // RetRA |
| 5977 | { 685, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // RORImm |
| 5978 | { 684, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ROR |
| 5979 | { 683, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ROLImm |
| 5980 | { 682, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ROL |
| 5981 | { 681, 3, 1, 4, 106, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoUDIV |
| 5982 | { 680, 3, 1, 4, 378, 0, 0, MipsOpInfoBase + 489, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoTRUNC_W_S |
| 5983 | { 679, 3, 1, 4, 378, 0, 0, MipsOpInfoBase + 486, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoTRUNC_W_D32 |
| 5984 | { 678, 3, 1, 4, 378, 0, 0, MipsOpInfoBase + 483, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoTRUNC_W_D |
| 5985 | { 677, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 479, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECT_S |
| 5986 | { 676, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 475, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECT_I64 |
| 5987 | { 675, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 471, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECT_I |
| 5988 | { 674, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 467, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECT_D64 |
| 5989 | { 673, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 463, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECT_D32 |
| 5990 | { 672, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 459, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_T_S |
| 5991 | { 671, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 455, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_T_I64 |
| 5992 | { 670, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 451, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_T_I |
| 5993 | { 669, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 447, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_T_D64 |
| 5994 | { 668, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 443, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_T_D32 |
| 5995 | { 667, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 459, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_F_S |
| 5996 | { 666, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 455, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_F_I64 |
| 5997 | { 665, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 451, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_F_I |
| 5998 | { 664, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 447, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_F_D64 |
| 5999 | { 663, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 443, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // PseudoSELECTFP_F_D32 |
| 6000 | { 662, 3, 1, 4, 104, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoSDIV |
| 6001 | { 661, 1, 0, 4, 301, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // PseudoReturn64 |
| 6002 | { 660, 1, 0, 4, 276, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL }, // PseudoReturn |
| 6003 | { 659, 4, 1, 4, 538, 0, 0, MipsOpInfoBase + 439, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoPICK_QB |
| 6004 | { 658, 4, 1, 4, 538, 0, 0, MipsOpInfoBase + 439, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoPICK_PH |
| 6005 | { 657, 3, 1, 4, 243, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // PseudoMULTu_MM |
| 6006 | { 656, 3, 1, 4, 245, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // PseudoMULTu |
| 6007 | { 655, 3, 1, 4, 243, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // PseudoMULT_MM |
| 6008 | { 654, 3, 1, 4, 245, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // PseudoMULT |
| 6009 | { 653, 3, 1, 4, 248, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMTLOHI_MM |
| 6010 | { 652, 3, 1, 4, 423, 0, 0, MipsOpInfoBase + 436, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMTLOHI_DSP |
| 6011 | { 651, 3, 1, 4, 267, 0, 0, MipsOpInfoBase + 408, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMTLOHI64 |
| 6012 | { 650, 3, 1, 4, 109, 0, 0, MipsOpInfoBase + 433, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMTLOHI |
| 6013 | { 649, 4, 1, 4, 243, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMSUB_MM |
| 6014 | { 648, 4, 1, 4, 243, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMSUBU_MM |
| 6015 | { 647, 4, 1, 4, 244, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMSUBU |
| 6016 | { 646, 4, 1, 4, 244, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMSUB |
| 6017 | { 645, 2, 1, 4, 246, 0, 0, MipsOpInfoBase + 429, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMFLO_MM |
| 6018 | { 644, 2, 1, 4, 267, 0, 0, MipsOpInfoBase + 431, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMFLO64 |
| 6019 | { 643, 2, 1, 4, 99, 0, 0, MipsOpInfoBase + 429, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMFLO |
| 6020 | { 642, 2, 1, 4, 246, 0, 0, MipsOpInfoBase + 429, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMFHI_MM |
| 6021 | { 641, 2, 1, 4, 267, 0, 0, MipsOpInfoBase + 431, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMFHI64 |
| 6022 | { 640, 2, 1, 4, 99, 0, 0, MipsOpInfoBase + 429, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMFHI |
| 6023 | { 639, 4, 1, 4, 243, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMADD_MM |
| 6024 | { 638, 4, 1, 4, 243, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMADDU_MM |
| 6025 | { 637, 4, 1, 4, 244, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMADDU |
| 6026 | { 636, 4, 1, 4, 244, 0, 0, MipsOpInfoBase + 425, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoMADD |
| 6027 | { 635, 1, 0, 4, 282, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndrectHazardBranchR6 |
| 6028 | { 634, 1, 0, 4, 305, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndrectHazardBranch64R6 |
| 6029 | { 633, 1, 0, 4, 303, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectHazardBranch64 |
| 6030 | { 632, 1, 0, 4, 277, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectHazardBranch |
| 6031 | { 631, 1, 0, 4, 294, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectBranch_MMR6 |
| 6032 | { 630, 1, 0, 4, 292, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectBranch_MM |
| 6033 | { 629, 1, 0, 4, 282, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectBranchR6 |
| 6034 | { 628, 1, 0, 4, 305, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectBranch64R6 |
| 6035 | { 627, 1, 0, 4, 303, 0, 0, MipsOpInfoBase + 317, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectBranch64 |
| 6036 | { 626, 1, 0, 4, 277, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // PseudoIndirectBranch |
| 6037 | { 625, 7, 2, 4, 0, 0, 0, MipsOpInfoBase + 418, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoD_SELECT_I64 |
| 6038 | { 624, 7, 2, 4, 0, 0, 0, MipsOpInfoBase + 411, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoD_SELECT_I |
| 6039 | { 623, 3, 1, 4, 266, 0, 0, MipsOpInfoBase + 408, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoDUDIV |
| 6040 | { 622, 3, 1, 4, 265, 0, 0, MipsOpInfoBase + 408, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PseudoDSDIV |
| 6041 | { 621, 3, 1, 4, 264, 0, 0, MipsOpInfoBase + 408, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // PseudoDMULTu |
| 6042 | { 620, 3, 1, 4, 264, 0, 0, MipsOpInfoBase + 408, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // PseudoDMULT |
| 6043 | { 619, 2, 1, 4, 70, 0, 0, MipsOpInfoBase + 392, 0, 0|(1ULL<<MCID::Pseudo), 0x4ULL }, // PseudoCVT_S_W |
| 6044 | { 618, 2, 1, 4, 70, 0, 0, MipsOpInfoBase + 404, 0, 0|(1ULL<<MCID::Pseudo), 0x4ULL }, // PseudoCVT_S_L |
| 6045 | { 617, 2, 1, 4, 70, 0, 0, MipsOpInfoBase + 406, 0, 0|(1ULL<<MCID::Pseudo), 0x4ULL }, // PseudoCVT_D64_W |
| 6046 | { 616, 2, 1, 4, 70, 0, 0, MipsOpInfoBase + 404, 0, 0|(1ULL<<MCID::Pseudo), 0x4ULL }, // PseudoCVT_D64_L |
| 6047 | { 615, 2, 1, 4, 70, 0, 0, MipsOpInfoBase + 402, 0, 0|(1ULL<<MCID::Pseudo), 0x4ULL }, // PseudoCVT_D32_W |
| 6048 | { 614, 3, 1, 4, 537, 0, 0, MipsOpInfoBase + 399, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoCMP_LT_PH |
| 6049 | { 613, 3, 1, 4, 537, 0, 0, MipsOpInfoBase + 399, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoCMP_LE_PH |
| 6050 | { 612, 3, 1, 4, 537, 0, 0, MipsOpInfoBase + 399, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoCMP_EQ_PH |
| 6051 | { 611, 3, 1, 4, 537, 0, 0, MipsOpInfoBase + 399, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoCMPU_LT_QB |
| 6052 | { 610, 3, 1, 4, 537, 0, 0, MipsOpInfoBase + 399, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoCMPU_LE_QB |
| 6053 | { 609, 3, 1, 4, 537, 0, 0, MipsOpInfoBase + 399, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // PseudoCMPU_EQ_QB |
| 6054 | { 608, 3, 1, 4, 27, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // OR_V_W_PSEUDO |
| 6055 | { 607, 3, 1, 4, 27, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // OR_V_H_PSEUDO |
| 6056 | { 606, 3, 1, 4, 27, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // OR_V_D_PSEUDO |
| 6057 | { 605, 3, 1, 4, 26, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // NOR_V_W_PSEUDO |
| 6058 | { 604, 3, 1, 4, 26, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // NOR_V_H_PSEUDO |
| 6059 | { 603, 3, 1, 4, 26, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // NOR_V_D_PSEUDO |
| 6060 | { 602, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // NORImm64 |
| 6061 | { 601, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // NORImm |
| 6062 | { 600, 0, 0, 4, 80, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // NOP |
| 6063 | { 599, 3, 1, 2, 251, 0, 2, MipsOpInfoBase + 396, 7, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // MultuRxRyRz16 |
| 6064 | { 598, 2, 0, 2, 251, 0, 2, MipsOpInfoBase + 394, 7, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // MultuRxRy16 |
| 6065 | { 597, 3, 1, 2, 251, 0, 2, MipsOpInfoBase + 396, 7, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // MultRxRyRz16 |
| 6066 | { 596, 2, 0, 2, 251, 0, 2, MipsOpInfoBase + 394, 7, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // MultRxRy16 |
| 6067 | { 595, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MULOUMacro |
| 6068 | { 594, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MULOMacro |
| 6069 | { 593, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MULImmMacro |
| 6070 | { 592, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 387, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTLO |
| 6071 | { 591, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 387, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTHI |
| 6072 | { 590, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 392, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTHC1 |
| 6073 | { 589, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTGPR |
| 6074 | { 588, 1, 0, 4, 0, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTDSP |
| 6075 | { 587, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 392, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTC1 |
| 6076 | { 586, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 389, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTC0 |
| 6077 | { 585, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 387, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MTTACX |
| 6078 | { 584, 2, 0, 4, 0, 2, 0, MipsOpInfoBase + 385, 5, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x10ULL }, // MIPSeh_return64 |
| 6079 | { 583, 2, 0, 4, 0, 2, 0, MipsOpInfoBase + 151, 5, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x10ULL }, // MIPSeh_return32 |
| 6080 | { 582, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 378, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTLO |
| 6081 | { 581, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 378, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTHI |
| 6082 | { 580, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 383, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTHC1 |
| 6083 | { 579, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTGPR |
| 6084 | { 578, 1, 1, 4, 0, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTDSP |
| 6085 | { 577, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 383, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTC1 |
| 6086 | { 576, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 380, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTC0 |
| 6087 | { 575, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 378, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MFTACX |
| 6088 | { 574, 3, 1, 2, 235, 0, 0, MipsOpInfoBase + 375, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // LwConstant32 |
| 6089 | { 573, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImmSingleGPR |
| 6090 | { 572, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 373, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImmSingleFGR |
| 6091 | { 571, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImmDoubleGPR |
| 6092 | { 570, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 371, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImmDoubleFGR_32 |
| 6093 | { 569, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 369, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImmDoubleFGR |
| 6094 | { 568, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 362, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImm64 |
| 6095 | { 567, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 367, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadImm32 |
| 6096 | { 566, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 364, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadAddrReg64 |
| 6097 | { 565, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadAddrReg32 |
| 6098 | { 564, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 362, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadAddrImm64 |
| 6099 | { 563, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 360, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LoadAddrImm32 |
| 6100 | { 562, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 357, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LWM_MM |
| 6101 | { 561, 2, 1, 4, 7, 0, 0, MipsOpInfoBase + 355, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_LUi2Op_64 |
| 6102 | { 560, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 353, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_LUi2Op |
| 6103 | { 559, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 350, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_LUi |
| 6104 | { 558, 3, 1, 4, 7, 0, 0, MipsOpInfoBase + 347, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_DADDiu2Op |
| 6105 | { 557, 4, 1, 4, 7, 0, 0, MipsOpInfoBase + 343, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_DADDiu |
| 6106 | { 556, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_ADDiu2Op |
| 6107 | { 555, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 339, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LONG_BRANCH_ADDiu |
| 6108 | { 554, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 336, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LOAD_CCOND_DSP |
| 6109 | { 553, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 333, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LOAD_ACC64DSP |
| 6110 | { 552, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 330, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LOAD_ACC64 |
| 6111 | { 551, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 327, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL }, // LOAD_ACC128 |
| 6112 | { 550, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 324, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // LDR_W |
| 6113 | { 549, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 321, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // LDR_D |
| 6114 | { 548, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 318, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // LDMacro |
| 6115 | { 547, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JalTwoReg |
| 6116 | { 546, 1, 0, 4, 0, 0, 0, MipsOpInfoBase + 196, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // JalOneReg |
| 6117 | { 545, 1, 0, 4, 294, 0, 1, MipsOpInfoBase + 0, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call), 0x10ULL }, // JAL_MMR6 |
| 6118 | { 544, 1, 0, 4, 85, 0, 1, MipsOpInfoBase + 196, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook), 0x10ULL }, // JALRPseudo |
| 6119 | { 543, 1, 0, 4, 85, 0, 1, MipsOpInfoBase + 196, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook), 0x10ULL }, // JALRHBPseudo |
| 6120 | { 542, 1, 0, 4, 299, 0, 1, MipsOpInfoBase + 317, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook), 0x10ULL }, // JALRHB64Pseudo |
| 6121 | { 541, 1, 0, 4, 299, 0, 1, MipsOpInfoBase + 317, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::HasPostISelHook), 0x10ULL }, // JALR64Pseudo |
| 6122 | { 540, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 313, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_W_VIDX_PSEUDO |
| 6123 | { 539, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 309, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_W_VIDX64_PSEUDO |
| 6124 | { 538, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 305, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_H_VIDX_PSEUDO |
| 6125 | { 537, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 301, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_H_VIDX64_PSEUDO |
| 6126 | { 536, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 297, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_FW_VIDX_PSEUDO |
| 6127 | { 535, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 293, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_FW_VIDX64_PSEUDO |
| 6128 | { 534, 4, 1, 4, 38, 0, 0, MipsOpInfoBase + 289, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_FW_PSEUDO |
| 6129 | { 533, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 285, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_FD_VIDX_PSEUDO |
| 6130 | { 532, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 281, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_FD_VIDX64_PSEUDO |
| 6131 | { 531, 4, 1, 4, 38, 0, 0, MipsOpInfoBase + 277, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_FD_PSEUDO |
| 6132 | { 530, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 273, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_D_VIDX_PSEUDO |
| 6133 | { 529, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 269, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_D_VIDX64_PSEUDO |
| 6134 | { 528, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 265, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_B_VIDX_PSEUDO |
| 6135 | { 527, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 261, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // INSERT_B_VIDX64_PSEUDO |
| 6136 | { 526, 4, 2, 2, 235, 0, 0, MipsOpInfoBase + 257, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // GotPrologue16 |
| 6137 | { 525, 2, 1, 4, 37, 0, 0, MipsOpInfoBase + 255, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // FILL_FW_PSEUDO |
| 6138 | { 524, 2, 1, 4, 37, 0, 0, MipsOpInfoBase + 253, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // FILL_FD_PSEUDO |
| 6139 | { 523, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 251, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // FEXP2_W_1_PSEUDO |
| 6140 | { 522, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 249, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // FEXP2_D_1_PSEUDO |
| 6141 | { 521, 2, 1, 4, 154, 0, 0, MipsOpInfoBase + 251, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // FABS_W |
| 6142 | { 520, 2, 1, 4, 154, 0, 0, MipsOpInfoBase + 249, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // FABS_D |
| 6143 | { 519, 3, 1, 4, 217, 0, 0, MipsOpInfoBase + 246, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // ExtractElementF64_64 |
| 6144 | { 518, 3, 1, 4, 217, 0, 0, MipsOpInfoBase + 243, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // ExtractElementF64 |
| 6145 | { 517, 0, 0, 4, 272, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // ERet |
| 6146 | { 516, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DURemMacro |
| 6147 | { 515, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DURemIMacro |
| 6148 | { 514, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DUDivMacro |
| 6149 | { 513, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DUDivIMacro |
| 6150 | { 512, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DSRemMacro |
| 6151 | { 511, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DSRemIMacro |
| 6152 | { 510, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DSDivMacro |
| 6153 | { 509, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DSDivIMacro |
| 6154 | { 508, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DRORImm |
| 6155 | { 507, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DROR |
| 6156 | { 506, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 240, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DROLImm |
| 6157 | { 505, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 237, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DROL |
| 6158 | { 504, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DMULOUMacro |
| 6159 | { 503, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DMULOMacro |
| 6160 | { 502, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 234, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DMULMacro |
| 6161 | { 501, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 231, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // DMULImmMacro |
| 6162 | { 500, 1, 0, 2, 235, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // Constant32 |
| 6163 | { 499, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 229, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // CTTC1 |
| 6164 | { 498, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 226, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // COPY_FW_PSEUDO |
| 6165 | { 497, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 223, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // COPY_FD_PSEUDO |
| 6166 | { 496, 3, 0, 2, 235, 0, 0, MipsOpInfoBase + 2, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // CONSTPOOL_ENTRY |
| 6167 | { 495, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 221, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // CFTC1 |
| 6168 | { 494, 3, 1, 4, 214, 0, 0, MipsOpInfoBase + 218, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BuildPairF64_64 |
| 6169 | { 493, 3, 1, 4, 214, 0, 0, MipsOpInfoBase + 215, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BuildPairF64 |
| 6170 | { 492, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 209, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BtnezT8SltuX16 |
| 6171 | { 491, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 212, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BtnezT8SltiuX16 |
| 6172 | { 490, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 212, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BtnezT8SltiX16 |
| 6173 | { 489, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 209, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BtnezT8SltX16 |
| 6174 | { 488, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 212, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BtnezT8CmpiX16 |
| 6175 | { 487, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 209, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BtnezT8CmpX16 |
| 6176 | { 486, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 209, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BteqzT8SltuX16 |
| 6177 | { 485, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 212, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // BteqzT8SltiuX16 |
| 6178 | { 484, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 212, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BteqzT8SltiX16 |
| 6179 | { 483, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 209, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BteqzT8SltX16 |
| 6180 | { 482, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 212, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BteqzT8CmpiX16 |
| 6181 | { 481, 3, 0, 2, 286, 0, 0, MipsOpInfoBase + 209, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BteqzT8CmpX16 |
| 6182 | { 480, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BneImm |
| 6183 | { 479, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BeqImm |
| 6184 | { 478, 1, 0, 4, 290, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // B_MM_Pseudo |
| 6185 | { 477, 1, 0, 4, 294, 0, 0, MipsOpInfoBase + 189, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // B_MMR6_Pseudo |
| 6186 | { 476, 1, 0, 4, 290, 0, 1, MipsOpInfoBase + 189, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // B_MM |
| 6187 | { 475, 4, 1, 4, 65, 0, 0, MipsOpInfoBase + 201, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BSEL_W_PSEUDO |
| 6188 | { 474, 4, 1, 4, 65, 0, 0, MipsOpInfoBase + 205, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BSEL_H_PSEUDO |
| 6189 | { 473, 4, 1, 4, 65, 0, 0, MipsOpInfoBase + 201, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BSEL_FW_PSEUDO |
| 6190 | { 472, 4, 1, 4, 65, 0, 0, MipsOpInfoBase + 197, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BSEL_FD_PSEUDO |
| 6191 | { 471, 4, 1, 4, 65, 0, 0, MipsOpInfoBase + 197, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // BSEL_D_PSEUDO |
| 6192 | { 470, 1, 1, 4, 0, 1, 0, MipsOpInfoBase + 196, 4, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // BPOSGE32_PSEUDO |
| 6193 | { 469, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BNELImmMacro |
| 6194 | { 468, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTULImmMacro |
| 6195 | { 467, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTUL |
| 6196 | { 466, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTUImmMacro |
| 6197 | { 465, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTU |
| 6198 | { 464, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTLImmMacro |
| 6199 | { 463, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTL |
| 6200 | { 462, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLTImmMacro |
| 6201 | { 461, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLT |
| 6202 | { 460, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLEULImmMacro |
| 6203 | { 459, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLEUL |
| 6204 | { 458, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLEUImmMacro |
| 6205 | { 457, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLEU |
| 6206 | { 456, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLELImmMacro |
| 6207 | { 455, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLEL |
| 6208 | { 454, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLEImmMacro |
| 6209 | { 453, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BLE |
| 6210 | { 452, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTULImmMacro |
| 6211 | { 451, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTUL |
| 6212 | { 450, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTUImmMacro |
| 6213 | { 449, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTU |
| 6214 | { 448, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTLImmMacro |
| 6215 | { 447, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTL |
| 6216 | { 446, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGTImmMacro |
| 6217 | { 445, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGT |
| 6218 | { 444, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGEULImmMacro |
| 6219 | { 443, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGEUL |
| 6220 | { 442, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGEUImmMacro |
| 6221 | { 441, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGEU |
| 6222 | { 440, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGELImmMacro |
| 6223 | { 439, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGEL |
| 6224 | { 438, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGEImmMacro |
| 6225 | { 437, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 193, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BGE |
| 6226 | { 436, 3, 0, 4, 0, 0, 0, MipsOpInfoBase + 190, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BEQLImmMacro |
| 6227 | { 435, 1, 0, 4, 290, 0, 1, MipsOpInfoBase + 189, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BAL_BR_MM |
| 6228 | { 434, 1, 0, 4, 272, 0, 1, MipsOpInfoBase + 189, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL }, // BAL_BR |
| 6229 | { 433, 1, 0, 4, 272, 0, 1, MipsOpInfoBase + 189, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL }, // B |
| 6230 | { 432, 6, 1, 4, 76, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_SWAP_I8_POSTRA |
| 6231 | { 431, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_SWAP_I8 |
| 6232 | { 430, 3, 1, 4, 76, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_SWAP_I64_POSTRA |
| 6233 | { 429, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_SWAP_I64 |
| 6234 | { 428, 3, 1, 4, 76, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_SWAP_I32_POSTRA |
| 6235 | { 427, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_SWAP_I32 |
| 6236 | { 426, 6, 1, 4, 76, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_SWAP_I16_POSTRA |
| 6237 | { 425, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_SWAP_I16 |
| 6238 | { 424, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_XOR_I8_POSTRA |
| 6239 | { 423, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_XOR_I8 |
| 6240 | { 422, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_XOR_I64_POSTRA |
| 6241 | { 421, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_XOR_I64 |
| 6242 | { 420, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_XOR_I32_POSTRA |
| 6243 | { 419, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_XOR_I32 |
| 6244 | { 418, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_XOR_I16_POSTRA |
| 6245 | { 417, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_XOR_I16 |
| 6246 | { 416, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMIN_I8_POSTRA |
| 6247 | { 415, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMIN_I8 |
| 6248 | { 414, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMIN_I64_POSTRA |
| 6249 | { 413, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMIN_I64 |
| 6250 | { 412, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMIN_I32_POSTRA |
| 6251 | { 411, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMIN_I32 |
| 6252 | { 410, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMIN_I16_POSTRA |
| 6253 | { 409, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMIN_I16 |
| 6254 | { 408, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMAX_I8_POSTRA |
| 6255 | { 407, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMAX_I8 |
| 6256 | { 406, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMAX_I64_POSTRA |
| 6257 | { 405, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMAX_I64 |
| 6258 | { 404, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMAX_I32_POSTRA |
| 6259 | { 403, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMAX_I32 |
| 6260 | { 402, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_UMAX_I16_POSTRA |
| 6261 | { 401, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_UMAX_I16 |
| 6262 | { 400, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_SUB_I8_POSTRA |
| 6263 | { 399, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_SUB_I8 |
| 6264 | { 398, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_SUB_I64_POSTRA |
| 6265 | { 397, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_SUB_I64 |
| 6266 | { 396, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_SUB_I32_POSTRA |
| 6267 | { 395, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_SUB_I32 |
| 6268 | { 394, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_SUB_I16_POSTRA |
| 6269 | { 393, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_SUB_I16 |
| 6270 | { 392, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_OR_I8_POSTRA |
| 6271 | { 391, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_OR_I8 |
| 6272 | { 390, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_OR_I64_POSTRA |
| 6273 | { 389, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_OR_I64 |
| 6274 | { 388, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_OR_I32_POSTRA |
| 6275 | { 387, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_OR_I32 |
| 6276 | { 386, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_OR_I16_POSTRA |
| 6277 | { 385, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_OR_I16 |
| 6278 | { 384, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_NAND_I8_POSTRA |
| 6279 | { 383, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_NAND_I8 |
| 6280 | { 382, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_NAND_I64_POSTRA |
| 6281 | { 381, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_NAND_I64 |
| 6282 | { 380, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_NAND_I32_POSTRA |
| 6283 | { 379, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_NAND_I32 |
| 6284 | { 378, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_NAND_I16_POSTRA |
| 6285 | { 377, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_NAND_I16 |
| 6286 | { 376, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MIN_I8_POSTRA |
| 6287 | { 375, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MIN_I8 |
| 6288 | { 374, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MIN_I64_POSTRA |
| 6289 | { 373, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MIN_I64 |
| 6290 | { 372, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MIN_I32_POSTRA |
| 6291 | { 371, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MIN_I32 |
| 6292 | { 370, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MIN_I16_POSTRA |
| 6293 | { 369, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MIN_I16 |
| 6294 | { 368, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MAX_I8_POSTRA |
| 6295 | { 367, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MAX_I8 |
| 6296 | { 366, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MAX_I64_POSTRA |
| 6297 | { 365, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MAX_I64 |
| 6298 | { 364, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MAX_I32_POSTRA |
| 6299 | { 363, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MAX_I32 |
| 6300 | { 362, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_MAX_I16_POSTRA |
| 6301 | { 361, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_MAX_I16 |
| 6302 | { 360, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_AND_I8_POSTRA |
| 6303 | { 359, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_AND_I8 |
| 6304 | { 358, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_AND_I64_POSTRA |
| 6305 | { 357, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_AND_I64 |
| 6306 | { 356, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_AND_I32_POSTRA |
| 6307 | { 355, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_AND_I32 |
| 6308 | { 354, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_AND_I16_POSTRA |
| 6309 | { 353, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_AND_I16 |
| 6310 | { 352, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_ADD_I8_POSTRA |
| 6311 | { 351, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_ADD_I8 |
| 6312 | { 350, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_ADD_I64_POSTRA |
| 6313 | { 349, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 186, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_ADD_I64 |
| 6314 | { 348, 3, 1, 4, 78, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_ADD_I32_POSTRA |
| 6315 | { 347, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_ADD_I32 |
| 6316 | { 346, 6, 1, 4, 78, 0, 0, MipsOpInfoBase + 180, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_LOAD_ADD_I16_POSTRA |
| 6317 | { 345, 3, 1, 4, 0, 0, 0, MipsOpInfoBase + 177, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_LOAD_ADD_I16 |
| 6318 | { 344, 7, 1, 4, 77, 0, 0, MipsOpInfoBase + 166, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_CMP_SWAP_I8_POSTRA |
| 6319 | { 343, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 162, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_CMP_SWAP_I8 |
| 6320 | { 342, 4, 1, 4, 77, 0, 0, MipsOpInfoBase + 173, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_CMP_SWAP_I64_POSTRA |
| 6321 | { 341, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 173, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_CMP_SWAP_I64 |
| 6322 | { 340, 4, 1, 4, 77, 0, 0, MipsOpInfoBase + 162, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_CMP_SWAP_I32_POSTRA |
| 6323 | { 339, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 162, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_CMP_SWAP_I32 |
| 6324 | { 338, 7, 1, 4, 77, 0, 0, MipsOpInfoBase + 166, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ATOMIC_CMP_SWAP_I16_POSTRA |
| 6325 | { 337, 4, 1, 4, 0, 0, 0, MipsOpInfoBase + 162, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL }, // ATOMIC_CMP_SWAP_I16 |
| 6326 | { 336, 3, 1, 4, 29, 0, 0, MipsOpInfoBase + 159, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // AND_V_W_PSEUDO |
| 6327 | { 335, 3, 1, 4, 29, 0, 0, MipsOpInfoBase + 156, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // AND_V_H_PSEUDO |
| 6328 | { 334, 3, 1, 4, 29, 0, 0, MipsOpInfoBase + 153, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // AND_V_D_PSEUDO |
| 6329 | { 333, 2, 0, 4, 0, 1, 1, MipsOpInfoBase + 20, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ADJCALLSTACKUP |
| 6330 | { 332, 2, 0, 4, 0, 1, 1, MipsOpInfoBase + 20, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ADJCALLSTACKDOWN |
| 6331 | { 331, 2, 1, 4, 0, 0, 0, MipsOpInfoBase + 151, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ABSMacro |
| 6332 | { 330, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 147, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UBFX |
| 6333 | { 329, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 147, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SBFX |
| 6334 | { 328, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_UMIN |
| 6335 | { 327, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_UMAX |
| 6336 | { 326, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_SMIN |
| 6337 | { 325, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_SMAX |
| 6338 | { 324, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_XOR |
| 6339 | { 323, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_OR |
| 6340 | { 322, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_AND |
| 6341 | { 321, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_MUL |
| 6342 | { 320, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_ADD |
| 6343 | { 319, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_FMINIMUM |
| 6344 | { 318, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_FMAXIMUM |
| 6345 | { 317, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_FMIN |
| 6346 | { 316, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_FMAX |
| 6347 | { 315, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_FMUL |
| 6348 | { 314, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_FADD |
| 6349 | { 313, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 130, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_SEQ_FMUL |
| 6350 | { 312, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 130, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECREDUCE_SEQ_FADD |
| 6351 | { 311, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_UBSANTRAP |
| 6352 | { 310, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_DEBUGTRAP |
| 6353 | { 309, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_TRAP |
| 6354 | { 308, 3, 0, 0, 0, 0, 0, MipsOpInfoBase + 130, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_MEMSET_INLINE |
| 6355 | { 307, 3, 0, 0, 0, 0, 0, MipsOpInfoBase + 57, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_BZERO |
| 6356 | { 306, 4, 0, 0, 0, 0, 0, MipsOpInfoBase + 143, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_MEMSET |
| 6357 | { 305, 4, 0, 0, 0, 0, 0, MipsOpInfoBase + 143, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_MEMMOVE |
| 6358 | { 304, 3, 0, 0, 0, 0, 0, MipsOpInfoBase + 130, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_MEMCPY_INLINE |
| 6359 | { 303, 4, 0, 0, 0, 0, 0, MipsOpInfoBase + 143, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_MEMCPY |
| 6360 | { 302, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 141, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL }, // G_WRITE_REGISTER |
| 6361 | { 301, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL }, // G_READ_REGISTER |
| 6362 | { 300, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 107, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FCMPS |
| 6363 | { 299, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 107, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FCMP |
| 6364 | { 298, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FLDEXP |
| 6365 | { 297, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FSQRT |
| 6366 | { 296, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 45, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FMA |
| 6367 | { 295, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FREM |
| 6368 | { 294, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FDIV |
| 6369 | { 293, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FMUL |
| 6370 | { 292, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FSUB |
| 6371 | { 291, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STRICT_FADD |
| 6372 | { 290, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STACKRESTORE |
| 6373 | { 289, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_STACKSAVE |
| 6374 | { 288, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 68, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_DYN_STACKALLOC |
| 6375 | { 287, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_JUMP_TABLE |
| 6376 | { 286, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_BLOCK_ADDR |
| 6377 | { 285, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ADDRSPACE_CAST |
| 6378 | { 284, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FNEARBYINT |
| 6379 | { 283, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FRINT |
| 6380 | { 282, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FFLOOR |
| 6381 | { 281, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSQRT |
| 6382 | { 280, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FTANH |
| 6383 | { 279, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSINH |
| 6384 | { 278, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCOSH |
| 6385 | { 277, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FATAN2 |
| 6386 | { 276, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FATAN |
| 6387 | { 275, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FASIN |
| 6388 | { 274, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FACOS |
| 6389 | { 273, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FTAN |
| 6390 | { 272, 3, 2, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSINCOS |
| 6391 | { 271, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSIN |
| 6392 | { 270, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCOS |
| 6393 | { 269, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCEIL |
| 6394 | { 268, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_CLMUL |
| 6395 | { 267, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_BITREVERSE |
| 6396 | { 266, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_BSWAP |
| 6397 | { 265, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CTPOP |
| 6398 | { 264, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CTLS |
| 6399 | { 263, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CTLZ_ZERO_POISON |
| 6400 | { 262, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CTLZ |
| 6401 | { 261, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CTTZ_ZERO_POISON |
| 6402 | { 260, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CTTZ |
| 6403 | { 259, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 137, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VECTOR_COMPRESS |
| 6404 | { 258, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_STEP_VECTOR |
| 6405 | { 257, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SPLAT_VECTOR |
| 6406 | { 256, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 133, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SHUFFLE_VECTOR |
| 6407 | { 255, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 130, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_EXTRACT_VECTOR_ELT |
| 6408 | { 254, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 126, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INSERT_VECTOR_ELT |
| 6409 | { 253, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 57, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_EXTRACT_SUBVECTOR |
| 6410 | { 252, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 62, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INSERT_SUBVECTOR |
| 6411 | { 251, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_VSCALE |
| 6412 | { 250, 3, 0, 0, 0, 0, 0, MipsOpInfoBase + 123, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // G_BRJT |
| 6413 | { 249, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // G_BR |
| 6414 | { 248, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_LLROUND |
| 6415 | { 247, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_LROUND |
| 6416 | { 246, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ABS |
| 6417 | { 245, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UMAX |
| 6418 | { 244, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UMIN |
| 6419 | { 243, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SMAX |
| 6420 | { 242, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SMIN |
| 6421 | { 241, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_PTRMASK |
| 6422 | { 240, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_PTR_ADD |
| 6423 | { 239, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_SET_ROUNDING |
| 6424 | { 238, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_GET_ROUNDING |
| 6425 | { 237, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_RESET_FPMODE |
| 6426 | { 236, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_SET_FPMODE |
| 6427 | { 235, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_GET_FPMODE |
| 6428 | { 234, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_RESET_FPENV |
| 6429 | { 233, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_SET_FPENV |
| 6430 | { 232, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_GET_FPENV |
| 6431 | { 231, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMAXIMUMNUM |
| 6432 | { 230, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMINIMUMNUM |
| 6433 | { 229, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMAXIMUM |
| 6434 | { 228, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMINIMUM |
| 6435 | { 227, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMAXNUM_IEEE |
| 6436 | { 226, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMINNUM_IEEE |
| 6437 | { 225, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMAXNUM |
| 6438 | { 224, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMINNUM |
| 6439 | { 223, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCANONICALIZE |
| 6440 | { 222, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 97, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_IS_FPCLASS |
| 6441 | { 221, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCOPYSIGN |
| 6442 | { 220, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FABS |
| 6443 | { 219, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPTOUI_SAT |
| 6444 | { 218, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPTOSI_SAT |
| 6445 | { 217, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UITOFP |
| 6446 | { 216, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SITOFP |
| 6447 | { 215, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPTOUI |
| 6448 | { 214, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPTOSI |
| 6449 | { 213, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPTRUNC |
| 6450 | { 212, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPEXT |
| 6451 | { 211, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FNEG |
| 6452 | { 210, 3, 2, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FFREXP |
| 6453 | { 209, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FLDEXP |
| 6454 | { 208, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FLOG10 |
| 6455 | { 207, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FLOG2 |
| 6456 | { 206, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FLOG |
| 6457 | { 205, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FEXP10 |
| 6458 | { 204, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FEXP2 |
| 6459 | { 203, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FEXP |
| 6460 | { 202, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPOWI |
| 6461 | { 201, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FPOW |
| 6462 | { 200, 3, 2, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FMODF |
| 6463 | { 199, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FREM |
| 6464 | { 198, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FDIV |
| 6465 | { 197, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 45, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FMAD |
| 6466 | { 196, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 45, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FMA |
| 6467 | { 195, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FMUL |
| 6468 | { 194, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSUB |
| 6469 | { 193, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_FADD |
| 6470 | { 192, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UDIVFIXSAT |
| 6471 | { 191, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SDIVFIXSAT |
| 6472 | { 190, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UDIVFIX |
| 6473 | { 189, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SDIVFIX |
| 6474 | { 188, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UMULFIXSAT |
| 6475 | { 187, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SMULFIXSAT |
| 6476 | { 186, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UMULFIX |
| 6477 | { 185, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 119, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SMULFIX |
| 6478 | { 184, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SSHLSAT |
| 6479 | { 183, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_USHLSAT |
| 6480 | { 182, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SSUBSAT |
| 6481 | { 181, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_USUBSAT |
| 6482 | { 180, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SADDSAT |
| 6483 | { 179, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UADDSAT |
| 6484 | { 178, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SMULH |
| 6485 | { 177, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UMULH |
| 6486 | { 176, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SMULO |
| 6487 | { 175, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UMULO |
| 6488 | { 174, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 114, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SSUBE |
| 6489 | { 173, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SSUBO |
| 6490 | { 172, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 114, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SADDE |
| 6491 | { 171, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_SADDO |
| 6492 | { 170, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 114, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_USUBE |
| 6493 | { 169, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_USUBO |
| 6494 | { 168, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 114, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UADDE |
| 6495 | { 167, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_UADDO |
| 6496 | { 166, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SELECT |
| 6497 | { 165, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 111, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UCMP |
| 6498 | { 164, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 111, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SCMP |
| 6499 | { 163, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 107, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCMP |
| 6500 | { 162, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 107, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ICMP |
| 6501 | { 161, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ROTL |
| 6502 | { 160, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ROTR |
| 6503 | { 159, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 103, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSHR |
| 6504 | { 158, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 103, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FSHL |
| 6505 | { 157, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ASHR |
| 6506 | { 156, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_LSHR |
| 6507 | { 155, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 100, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SHL |
| 6508 | { 154, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ZEXT |
| 6509 | { 153, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 39, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SEXT_INREG |
| 6510 | { 152, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SEXT |
| 6511 | { 151, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 97, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_VAARG |
| 6512 | { 150, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_VASTART |
| 6513 | { 149, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FCONSTANT |
| 6514 | { 148, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CONSTANT |
| 6515 | { 147, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_TRUNC_USAT_U |
| 6516 | { 146, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_TRUNC_SSAT_U |
| 6517 | { 145, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_TRUNC_SSAT_S |
| 6518 | { 144, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_TRUNC |
| 6519 | { 143, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ANYEXT |
| 6520 | { 142, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL }, // G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS |
| 6521 | { 141, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::Convergent), 0x0ULL }, // G_INTRINSIC_CONVERGENT |
| 6522 | { 140, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_INTRINSIC_W_SIDE_EFFECTS |
| 6523 | { 139, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_INTRINSIC |
| 6524 | { 138, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL }, // G_INVOKE_REGION_START |
| 6525 | { 137, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL }, // G_BRINDIRECT |
| 6526 | { 136, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL }, // G_BRCOND |
| 6527 | { 135, 4, 0, 0, 0, 0, 0, MipsOpInfoBase + 93, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_PREFETCH |
| 6528 | { 134, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 20, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_FENCE |
| 6529 | { 133, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_USUB_SAT |
| 6530 | { 132, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_USUB_COND |
| 6531 | { 131, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_UDEC_WRAP |
| 6532 | { 130, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_UINC_WRAP |
| 6533 | { 129, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FMINIMUMNUM |
| 6534 | { 128, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FMAXIMUMNUM |
| 6535 | { 127, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FMINIMUM |
| 6536 | { 126, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FMAXIMUM |
| 6537 | { 125, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FMIN |
| 6538 | { 124, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FMAX |
| 6539 | { 123, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FSUB |
| 6540 | { 122, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_FADD |
| 6541 | { 121, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_UMIN |
| 6542 | { 120, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_UMAX |
| 6543 | { 119, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_MIN |
| 6544 | { 118, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_MAX |
| 6545 | { 117, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_XOR |
| 6546 | { 116, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_OR |
| 6547 | { 115, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_NAND |
| 6548 | { 114, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_AND |
| 6549 | { 113, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_SUB |
| 6550 | { 112, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_ADD |
| 6551 | { 111, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 90, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMICRMW_XCHG |
| 6552 | { 110, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 86, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMIC_CMPXCHG |
| 6553 | { 109, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 81, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_ATOMIC_CMPXCHG_WITH_SUCCESS |
| 6554 | { 108, 5, 1, 0, 0, 0, 0, MipsOpInfoBase + 76, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_INDEXED_STORE |
| 6555 | { 107, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_FPTRUNCSTORE |
| 6556 | { 106, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL }, // G_STORE |
| 6557 | { 105, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 71, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_INDEXED_ZEXTLOAD |
| 6558 | { 104, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 71, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_INDEXED_SEXTLOAD |
| 6559 | { 103, 5, 2, 0, 0, 0, 0, MipsOpInfoBase + 71, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_INDEXED_LOAD |
| 6560 | { 102, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_FPEXTLOAD |
| 6561 | { 101, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_ZEXTLOAD |
| 6562 | { 100, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_SEXTLOAD |
| 6563 | { 99, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL }, // G_LOAD |
| 6564 | { 98, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_READSTEADYCOUNTER |
| 6565 | { 97, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // G_READCYCLECOUNTER |
| 6566 | { 96, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTRINSIC_ROUNDEVEN |
| 6567 | { 95, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTRINSIC_LLRINT |
| 6568 | { 94, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTRINSIC_LRINT |
| 6569 | { 93, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTRINSIC_ROUND |
| 6570 | { 92, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTRINSIC_TRUNC |
| 6571 | { 91, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 68, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTRINSIC_FPTRUNC_ROUND |
| 6572 | { 90, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CONSTANT_FOLD_BARRIER |
| 6573 | { 89, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 66, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FREEZE |
| 6574 | { 88, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_BITCAST |
| 6575 | { 87, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INTTOPTR |
| 6576 | { 86, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_PTRTOINT |
| 6577 | { 85, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_CONCAT_VECTORS |
| 6578 | { 84, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_BUILD_VECTOR_TRUNC |
| 6579 | { 83, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_BUILD_VECTOR |
| 6580 | { 82, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_MERGE_VALUES |
| 6581 | { 81, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 62, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_INSERT |
| 6582 | { 80, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 60, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_UNMERGE_VALUES |
| 6583 | { 79, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 57, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_EXTRACT |
| 6584 | { 78, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_CONSTANT_POOL |
| 6585 | { 77, 5, 1, 0, 0, 0, 0, MipsOpInfoBase + 52, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_PTRAUTH_GLOBAL_VALUE |
| 6586 | { 76, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_GLOBAL_VALUE |
| 6587 | { 75, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 50, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_FRAME_INDEX |
| 6588 | { 74, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // G_PHI |
| 6589 | { 73, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 49, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_IMPLICIT_DEF |
| 6590 | { 72, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SAVGCEIL |
| 6591 | { 71, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SAVGFLOOR |
| 6592 | { 70, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UAVGCEIL |
| 6593 | { 69, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UAVGFLOOR |
| 6594 | { 68, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_ABDU |
| 6595 | { 67, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_ABDS |
| 6596 | { 66, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_XOR |
| 6597 | { 65, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_OR |
| 6598 | { 64, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_AND |
| 6599 | { 63, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 45, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UDIVREM |
| 6600 | { 62, 4, 2, 0, 0, 0, 0, MipsOpInfoBase + 45, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SDIVREM |
| 6601 | { 61, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UREM |
| 6602 | { 60, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SREM |
| 6603 | { 59, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_UDIV |
| 6604 | { 58, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SDIV |
| 6605 | { 57, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_MUL |
| 6606 | { 56, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_SUB |
| 6607 | { 55, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 42, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL }, // G_ADD |
| 6608 | { 54, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 39, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ASSERT_ALIGN |
| 6609 | { 53, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 39, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ASSERT_ZEXT |
| 6610 | { 52, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 39, 0, 0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL }, // G_ASSERT_SEXT |
| 6611 | { 51, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // CONVERGENCECTRL_GLUE |
| 6612 | { 50, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 9, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // CONVERGENCECTRL_LOOP |
| 6613 | { 49, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // CONVERGENCECTRL_ANCHOR |
| 6614 | { 48, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Convergent), 0x0ULL }, // CONVERGENCECTRL_ENTRY |
| 6615 | { 47, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // RELOC_NONE |
| 6616 | { 46, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // JUMP_TABLE_DEBUG_INFO |
| 6617 | { 45, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // MEMBARRIER |
| 6618 | { 44, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // FAKE_USE |
| 6619 | { 43, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // ICALL_BRANCH_FUNNEL |
| 6620 | { 42, 3, 0, 0, 0, 0, 0, MipsOpInfoBase + 36, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // anonymous_16426 |
| 6621 | { 41, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 34, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // anonymous_16425 |
| 6622 | { 40, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PATCHABLE_TAIL_CALL |
| 6623 | { 39, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PATCHABLE_FUNCTION_EXIT |
| 6624 | { 38, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PATCHABLE_RET |
| 6625 | { 37, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PATCHABLE_FUNCTION_ENTER |
| 6626 | { 36, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PATCHABLE_OP |
| 6627 | { 35, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // FAULTING_OP |
| 6628 | { 34, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 32, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // LOCAL_ESCAPE |
| 6629 | { 33, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // STATEPOINT |
| 6630 | { 32, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 29, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // anonymous_16424 |
| 6631 | { 31, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PREALLOCATED_SETUP |
| 6632 | { 30, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 28, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL }, // anonymous_13555 |
| 6633 | { 29, 6, 1, 0, 0, 0, 0, MipsOpInfoBase + 22, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PATCHPOINT |
| 6634 | { 28, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // FENTRY_CALL |
| 6635 | { 27, 2, 0, 0, 0, 0, 0, MipsOpInfoBase + 20, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // STACKMAP |
| 6636 | { 26, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 18, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // ARITH_FENCE |
| 6637 | { 25, 4, 0, 0, 0, 0, 0, MipsOpInfoBase + 14, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // PSEUDO_PROBE |
| 6638 | { 24, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // LIFETIME_END |
| 6639 | { 23, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // LIFETIME_START |
| 6640 | { 22, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // BUNDLE |
| 6641 | { 21, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 11, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // COPY_LANEMASK |
| 6642 | { 20, 2, 1, 0, 232, 0, 0, MipsOpInfoBase + 9, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // COPY |
| 6643 | { 19, 2, 1, 0, 0, 0, 0, MipsOpInfoBase + 9, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // REG_SEQUENCE |
| 6644 | { 18, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL }, // DBG_LABEL |
| 6645 | { 17, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // DBG_PHI |
| 6646 | { 16, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // DBG_INSTR_REF |
| 6647 | { 15, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // DBG_VALUE_LIST |
| 6648 | { 14, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // DBG_VALUE |
| 6649 | { 13, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 2, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // COPY_TO_REGCLASS |
| 6650 | { 12, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 2, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // SUBREG_TO_REG |
| 6651 | { 11, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // INIT_UNDEF |
| 6652 | { 10, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL }, // IMPLICIT_DEF |
| 6653 | { 9, 4, 1, 0, 0, 0, 0, MipsOpInfoBase + 5, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // INSERT_SUBREG |
| 6654 | { 8, 3, 1, 0, 0, 0, 0, MipsOpInfoBase + 2, 0, 0|(1ULL<<MCID::Pseudo), 0x0ULL }, // EXTRACT_SUBREG |
| 6655 | { 7, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL }, // KILL |
| 6656 | { 6, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // ANNOTATION_LABEL |
| 6657 | { 5, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // GC_LABEL |
| 6658 | { 4, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // EH_LABEL |
| 6659 | { 3, 1, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL }, // CFI_INSTRUCTION |
| 6660 | { 2, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL }, // INLINEASM_BR |
| 6661 | { 1, 0, 0, 0, 0, 0, 0, MipsOpInfoBase + 1, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // INLINEASM |
| 6662 | { 0, 1, 1, 0, 0, 0, 0, MipsOpInfoBase + 0, 0, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL }, // PHI |
| 6663 | }, { |
| 6664 | /* 0 */ |
| 6665 | /* 0 */ Mips::SP, Mips::SP, |
| 6666 | /* 2 */ Mips::AT, |
| 6667 | /* 3 */ Mips::RA, |
| 6668 | /* 4 */ Mips::DSPPos, |
| 6669 | /* 5 */ Mips::V0, Mips::V1, |
| 6670 | /* 7 */ Mips::HI0, Mips::LO0, |
| 6671 | /* 9 */ Mips::T8, |
| 6672 | /* 10 */ Mips::DSPOutFlag20, |
| 6673 | /* 11 */ Mips::FCR31, |
| 6674 | /* 12 */ Mips::DSPCarry, |
| 6675 | /* 13 */ Mips::DSPCarry, Mips::DSPOutFlag20, |
| 6676 | /* 15 */ Mips::DSPCCond, |
| 6677 | /* 16 */ Mips::HI0, Mips::LO0, Mips::P0, Mips::P1, Mips::P2, |
| 6678 | /* 21 */ Mips::HI0_64, Mips::LO0_64, |
| 6679 | /* 23 */ Mips::DSPOutFlag16_19, |
| 6680 | /* 24 */ Mips::DSPPos, Mips::DSPEFI, |
| 6681 | /* 26 */ Mips::DSPPos, Mips::DSPPos, Mips::DSPEFI, |
| 6682 | /* 29 */ Mips::DSPOutFlag23, |
| 6683 | /* 30 */ Mips::FCC0, |
| 6684 | /* 31 */ Mips::DSPPos, Mips::DSPSCount, |
| 6685 | /* 33 */ Mips::HI0, Mips::LO0, Mips::HI0, Mips::LO0, |
| 6686 | /* 37 */ Mips::AC0, |
| 6687 | /* 38 */ Mips::AC0_64, |
| 6688 | /* 39 */ Mips::HI0, |
| 6689 | /* 40 */ Mips::HI0_64, |
| 6690 | /* 41 */ Mips::LO0, |
| 6691 | /* 42 */ Mips::LO0_64, |
| 6692 | /* 43 */ Mips::MPL0, Mips::P0, Mips::P1, Mips::P2, |
| 6693 | /* 47 */ Mips::MPL1, Mips::P0, Mips::P1, Mips::P2, |
| 6694 | /* 51 */ Mips::MPL2, Mips::P0, Mips::P1, Mips::P2, |
| 6695 | /* 55 */ Mips::P0, |
| 6696 | /* 56 */ Mips::P1, |
| 6697 | /* 57 */ Mips::P2, |
| 6698 | /* 58 */ Mips::DSPOutFlag21, |
| 6699 | /* 59 */ Mips::DSPOutFlag22, |
| 6700 | /* 60 */ Mips::P0, Mips::P1, Mips::P2, |
| 6701 | /* 63 */ Mips::MPL1, Mips::MPL2, Mips::P0, Mips::P1, Mips::P2, |
| 6702 | }, { |
| 6703 | 0 |
| 6704 | }, { |
| 6705 | /* 0 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6706 | /* 1 */ |
| 6707 | /* 1 */ { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6708 | /* 2 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6709 | /* 5 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6710 | /* 9 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6711 | /* 11 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6712 | /* 14 */ { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6713 | /* 18 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(0) }, |
| 6714 | /* 20 */ { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6715 | /* 22 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6716 | /* 28 */ { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_REGISTER, 0 }, |
| 6717 | /* 29 */ { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6718 | /* 32 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6719 | /* 34 */ { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6720 | /* 36 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6721 | /* 39 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, |
| 6722 | /* 42 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6723 | /* 45 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6724 | /* 49 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6725 | /* 50 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6726 | /* 52 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6727 | /* 57 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, |
| 6728 | /* 60 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6729 | /* 62 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, |
| 6730 | /* 66 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6731 | /* 68 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6732 | /* 71 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6733 | /* 76 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6734 | /* 81 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6735 | /* 86 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6736 | /* 90 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6737 | /* 93 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6738 | /* 97 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6739 | /* 100 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6740 | /* 103 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6741 | /* 107 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6742 | /* 111 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6743 | /* 114 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6744 | /* 119 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, |
| 6745 | /* 123 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6746 | /* 126 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, |
| 6747 | /* 130 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, |
| 6748 | /* 133 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6749 | /* 137 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6750 | /* 141 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, |
| 6751 | /* 143 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, |
| 6752 | /* 147 */ { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, |
| 6753 | /* 151 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6754 | /* 153 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6755 | /* 156 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6756 | /* 159 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6757 | /* 162 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6758 | /* 166 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6759 | /* 173 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6760 | /* 177 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6761 | /* 180 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6762 | /* 186 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6763 | /* 189 */ { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6764 | /* 190 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6765 | /* 193 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6766 | /* 196 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6767 | /* 197 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6768 | /* 201 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6769 | /* 205 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6770 | /* 209 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6771 | /* 212 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6772 | /* 215 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6773 | /* 218 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6774 | /* 221 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32CCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6775 | /* 223 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6776 | /* 226 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6777 | /* 229 */ { Mips::FGR32CCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6778 | /* 231 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6779 | /* 234 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6780 | /* 237 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6781 | /* 240 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6782 | /* 243 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6783 | /* 246 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6784 | /* 249 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6785 | /* 251 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6786 | /* 253 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6787 | /* 255 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6788 | /* 257 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6789 | /* 261 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6790 | /* 265 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6791 | /* 269 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6792 | /* 273 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6793 | /* 277 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6794 | /* 281 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6795 | /* 285 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6796 | /* 289 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6797 | /* 293 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6798 | /* 297 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6799 | /* 301 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6800 | /* 305 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6801 | /* 309 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6802 | /* 313 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6803 | /* 317 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6804 | /* 318 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6805 | /* 321 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6806 | /* 324 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6807 | /* 327 */ { Mips::ACC128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6808 | /* 330 */ { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6809 | /* 333 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6810 | /* 336 */ { Mips::DSPCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6811 | /* 339 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6812 | /* 343 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6813 | /* 347 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6814 | /* 350 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6815 | /* 353 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6816 | /* 355 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6817 | /* 357 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6818 | /* 360 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, |
| 6819 | /* 362 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6820 | /* 364 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6821 | /* 367 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6822 | /* 369 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6823 | /* 371 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6824 | /* 373 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6825 | /* 375 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6826 | /* 378 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6827 | /* 380 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6828 | /* 383 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6829 | /* 385 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6830 | /* 387 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6831 | /* 389 */ { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6832 | /* 392 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6833 | /* 394 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6834 | /* 396 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6835 | /* 399 */ { Mips::DSPCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6836 | /* 402 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6837 | /* 404 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6838 | /* 406 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6839 | /* 408 */ { Mips::ACC128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6840 | /* 411 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6841 | /* 418 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6842 | /* 425 */ { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6843 | /* 429 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6844 | /* 431 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6845 | /* 433 */ { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6846 | /* 436 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6847 | /* 439 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6848 | /* 443 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6849 | /* 447 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6850 | /* 451 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6851 | /* 455 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6852 | /* 459 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6853 | /* 463 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6854 | /* 467 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6855 | /* 471 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6856 | /* 475 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6857 | /* 479 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6858 | /* 483 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6859 | /* 486 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6860 | /* 489 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6861 | /* 492 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6862 | /* 495 */ { Mips::GPR32NONZERORegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6863 | /* 498 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6864 | /* 500 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6865 | /* 502 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6866 | /* 504 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6867 | /* 506 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6868 | /* 510 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6869 | /* 515 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6870 | /* 520 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6871 | /* 523 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6872 | /* 525 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6873 | /* 527 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6874 | /* 530 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6875 | /* 533 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6876 | /* 536 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6877 | /* 539 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6878 | /* 542 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6879 | /* 545 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6880 | /* 548 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6881 | /* 551 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6882 | /* 554 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6883 | /* 557 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6884 | /* 561 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6885 | /* 564 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6886 | /* 568 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6887 | /* 570 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6888 | /* 573 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsPlusSPRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6889 | /* 576 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6890 | /* 579 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6891 | /* 582 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6892 | /* 584 */ { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6893 | /* 586 */ { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6894 | /* 588 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6895 | /* 590 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6896 | /* 594 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6897 | /* 598 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6898 | /* 602 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6899 | /* 606 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6900 | /* 610 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6901 | /* 612 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6902 | /* 614 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6903 | /* 616 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6904 | /* 618 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, |
| 6905 | /* 620 */ { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6906 | /* 623 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6907 | /* 625 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6908 | /* 627 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6909 | /* 629 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6910 | /* 631 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6911 | /* 633 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CCRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6912 | /* 635 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6913 | /* 637 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSACtrlRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6914 | /* 639 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6915 | /* 643 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6916 | /* 647 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6917 | /* 651 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6918 | /* 654 */ { Mips::FGR64CCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6919 | /* 657 */ { Mips::FGR32CCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6920 | /* 660 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6921 | /* 663 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6922 | /* 666 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6923 | /* 669 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6924 | /* 672 */ { Mips::CCRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6925 | /* 674 */ { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6926 | /* 676 */ { Mips::MSACtrlRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6927 | /* 678 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6928 | /* 680 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6929 | /* 683 */ { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6930 | /* 686 */ { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6931 | /* 689 */ { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6932 | /* 692 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6933 | /* 695 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6934 | /* 699 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6935 | /* 704 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6936 | /* 707 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6937 | /* 709 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6938 | /* 712 */ { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6939 | /* 715 */ { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6940 | /* 718 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6941 | /* 721 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6942 | /* 724 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6943 | /* 727 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6944 | /* 731 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6945 | /* 735 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6946 | /* 739 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6947 | /* 743 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6948 | /* 746 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6949 | /* 748 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6950 | /* 751 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6951 | /* 754 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6952 | /* 756 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6953 | /* 759 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6954 | /* 762 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6955 | /* 765 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6956 | /* 768 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6957 | /* 771 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6958 | /* 774 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6959 | /* 777 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6960 | /* 779 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6961 | /* 781 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6962 | /* 783 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6963 | /* 785 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6964 | /* 787 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6965 | /* 789 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6966 | /* 794 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6967 | /* 798 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6968 | /* 802 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6969 | /* 806 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6970 | /* 810 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6971 | /* 813 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6972 | /* 818 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6973 | /* 823 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6974 | /* 828 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6975 | /* 833 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 6976 | /* 834 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ptr_gpr16mm_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6977 | /* 837 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, |
| 6978 | /* 840 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6979 | /* 843 */ { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6980 | /* 846 */ { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6981 | /* 849 */ { Mips::COP3RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6982 | /* 852 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6983 | /* 854 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6984 | /* 856 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6985 | /* 858 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 6986 | /* 860 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6987 | /* 864 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, |
| 6988 | /* 867 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, |
| 6989 | /* 870 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6990 | /* 873 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6991 | /* 876 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6992 | /* 879 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6993 | /* 882 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MipsII::OPERAND_MEM_SIMM9, 0 }, { -1, 0, MipsII::OPERAND_MEM_SIMM9, 0 }, |
| 6994 | /* 885 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MipsII::OPERAND_MEM_SIMM9, 0 }, { -1, 0, MipsII::OPERAND_MEM_SIMM9, 0 }, |
| 6995 | /* 888 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6996 | /* 891 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6997 | /* 894 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ptr_gp_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 6998 | /* 897 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 6999 | /* 901 */ { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::ptr_sp_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7000 | /* 904 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7001 | /* 908 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ptr_sp_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7002 | /* 911 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, |
| 7003 | /* 914 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7004 | /* 917 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7005 | /* 921 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7006 | /* 925 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7007 | /* 929 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7008 | /* 933 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7009 | /* 937 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7010 | /* 941 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7011 | /* 943 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7012 | /* 946 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7013 | /* 948 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7014 | /* 953 */ { Mips::GPRMM16MovePPairFirstRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16MovePPairSecondRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16MovePRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16MovePRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7015 | /* 957 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7016 | /* 959 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7017 | /* 963 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7018 | /* 967 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7019 | /* 971 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7020 | /* 975 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7021 | /* 979 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7022 | /* 983 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7023 | /* 987 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7024 | /* 991 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7025 | /* 995 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7026 | /* 999 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7027 | /* 1003 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7028 | /* 1007 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7029 | /* 1011 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7030 | /* 1015 */ { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7031 | /* 1018 */ { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7032 | /* 1021 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7033 | /* 1024 */ { Mips::HI32DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7034 | /* 1026 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7035 | /* 1029 */ { Mips::LO32DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7036 | /* 1031 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7037 | /* 1033 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7038 | /* 1035 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7039 | /* 1037 */ { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7040 | /* 1039 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7041 | /* 1041 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7042 | /* 1044 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7043 | /* 1048 */ { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7044 | /* 1051 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::HWRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7045 | /* 1054 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::HWRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7046 | /* 1057 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7047 | /* 1059 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7048 | /* 1061 */ { Mips::GPRMM16ZeroRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ptr_gpr16mm_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7049 | /* 1064 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7050 | /* 1068 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MipsII::OPERAND_MEM_SIMM9, 0 }, { -1, 0, MipsII::OPERAND_MEM_SIMM9, 0 }, |
| 7051 | /* 1072 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7052 | /* 1076 */ { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MipsII::OPERAND_MEM_SIMM9, 0 }, { -1, 0, MipsII::OPERAND_MEM_SIMM9, 0 }, |
| 7053 | /* 1080 */ { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64CCRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7054 | /* 1084 */ { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32CCRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7055 | /* 1088 */ { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7056 | /* 1091 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7057 | /* 1094 */ { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7058 | /* 1097 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7059 | /* 1101 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7060 | /* 1105 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7061 | /* 1109 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7062 | /* 1113 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7063 | /* 1116 */ { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, |
| 7064 | /* 1119 */ { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7065 | /* 1122 */ { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7066 | /* 1125 */ { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7067 | /* 1128 */ { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, |
| 7068 | /* 1131 */ { Mips::mips_ptr_rc, 0|(1<<MCOI::LookupRegClassByHwMode), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, |
| 7069 | /* 1133 */ { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, |
| 7070 | } |
| 7071 | }; |
| 7072 | |
| 7073 | |
| 7074 | #ifdef __GNUC__ |
| 7075 | #pragma GCC diagnostic push |
| 7076 | #pragma GCC diagnostic ignored "-Woverlength-strings" |
| 7077 | #endif |
| 7078 | extern const char MipsInstrNameData[] = { |
| 7079 | /* 0 */ "G_FLOG10\000" |
| 7080 | /* 9 */ "G_FEXP10\000" |
| 7081 | /* 18 */ "DMFC0\000" |
| 7082 | /* 24 */ "DMFGC0\000" |
| 7083 | /* 31 */ "MFHGC0\000" |
| 7084 | /* 38 */ "MTHGC0\000" |
| 7085 | /* 45 */ "DMTGC0\000" |
| 7086 | /* 52 */ "MFTC0\000" |
| 7087 | /* 58 */ "DMTC0\000" |
| 7088 | /* 64 */ "MTTC0\000" |
| 7089 | /* 70 */ "VMM0\000" |
| 7090 | /* 75 */ "MTM0\000" |
| 7091 | /* 80 */ "MTP0\000" |
| 7092 | /* 85 */ "BBIT0\000" |
| 7093 | /* 91 */ "LDC1\000" |
| 7094 | /* 96 */ "SDC1\000" |
| 7095 | /* 101 */ "CFC1\000" |
| 7096 | /* 106 */ "DMFC1\000" |
| 7097 | /* 112 */ "MFTHC1\000" |
| 7098 | /* 119 */ "MTTHC1\000" |
| 7099 | /* 126 */ "CTC1\000" |
| 7100 | /* 131 */ "CFTC1\000" |
| 7101 | /* 137 */ "MFTC1\000" |
| 7102 | /* 143 */ "DMTC1\000" |
| 7103 | /* 149 */ "CTTC1\000" |
| 7104 | /* 155 */ "MTTC1\000" |
| 7105 | /* 161 */ "LWC1\000" |
| 7106 | /* 166 */ "SWC1\000" |
| 7107 | /* 171 */ "LDXC1\000" |
| 7108 | /* 177 */ "SDXC1\000" |
| 7109 | /* 183 */ "LUXC1\000" |
| 7110 | /* 189 */ "SUXC1\000" |
| 7111 | /* 195 */ "LWXC1\000" |
| 7112 | /* 201 */ "SWXC1\000" |
| 7113 | /* 207 */ "MTM1\000" |
| 7114 | /* 212 */ "SDC1_M1\000" |
| 7115 | /* 220 */ "MTP1\000" |
| 7116 | /* 225 */ "BBIT1\000" |
| 7117 | /* 231 */ "BBIT032\000" |
| 7118 | /* 239 */ "BBIT132\000" |
| 7119 | /* 247 */ "DSRA32\000" |
| 7120 | /* 254 */ "MFHC1_D32\000" |
| 7121 | /* 264 */ "MTHC1_D32\000" |
| 7122 | /* 274 */ "FSUB_D32\000" |
| 7123 | /* 283 */ "NMSUB_D32\000" |
| 7124 | /* 293 */ "FADD_D32\000" |
| 7125 | /* 302 */ "NMADD_D32\000" |
| 7126 | /* 312 */ "C_NGE_D32\000" |
| 7127 | /* 322 */ "C_NGLE_D32\000" |
| 7128 | /* 333 */ "C_OLE_D32\000" |
| 7129 | /* 343 */ "C_ULE_D32\000" |
| 7130 | /* 353 */ "C_LE_D32\000" |
| 7131 | /* 362 */ "C_SF_D32\000" |
| 7132 | /* 371 */ "MOVF_D32\000" |
| 7133 | /* 380 */ "C_F_D32\000" |
| 7134 | /* 388 */ "PseudoSELECTFP_F_D32\000" |
| 7135 | /* 409 */ "FNEG_D32\000" |
| 7136 | /* 418 */ "MOVN_I_D32\000" |
| 7137 | /* 429 */ "MOVZ_I_D32\000" |
| 7138 | /* 440 */ "C_NGL_D32\000" |
| 7139 | /* 450 */ "FMUL_D32\000" |
| 7140 | /* 459 */ "LDC1_MM_D32\000" |
| 7141 | /* 471 */ "SDC1_MM_D32\000" |
| 7142 | /* 483 */ "C_UN_D32\000" |
| 7143 | /* 492 */ "RECIP_D32\000" |
| 7144 | /* 502 */ "FCMP_D32\000" |
| 7145 | /* 511 */ "C_SEQ_D32\000" |
| 7146 | /* 521 */ "C_UEQ_D32\000" |
| 7147 | /* 531 */ "C_EQ_D32\000" |
| 7148 | /* 540 */ "FABS_D32\000" |
| 7149 | /* 549 */ "CVT_S_D32\000" |
| 7150 | /* 559 */ "PseudoSELECT_D32\000" |
| 7151 | /* 576 */ "C_NGT_D32\000" |
| 7152 | /* 586 */ "C_OLT_D32\000" |
| 7153 | /* 596 */ "C_ULT_D32\000" |
| 7154 | /* 606 */ "C_LT_D32\000" |
| 7155 | /* 615 */ "FSQRT_D32\000" |
| 7156 | /* 625 */ "RSQRT_D32\000" |
| 7157 | /* 635 */ "MOVT_D32\000" |
| 7158 | /* 644 */ "PseudoSELECTFP_T_D32\000" |
| 7159 | /* 665 */ "FDIV_D32\000" |
| 7160 | /* 674 */ "FMOV_D32\000" |
| 7161 | /* 683 */ "PseudoTRUNC_W_D32\000" |
| 7162 | /* 701 */ "ROUND_W_D32\000" |
| 7163 | /* 713 */ "CEIL_W_D32\000" |
| 7164 | /* 724 */ "FLOOR_W_D32\000" |
| 7165 | /* 736 */ "CVT_W_D32\000" |
| 7166 | /* 746 */ "BPOSGE32\000" |
| 7167 | /* 755 */ "ATOMIC_LOAD_SUB_I32\000" |
| 7168 | /* 775 */ "ATOMIC_LOAD_ADD_I32\000" |
| 7169 | /* 795 */ "ATOMIC_LOAD_NAND_I32\000" |
| 7170 | /* 816 */ "ATOMIC_LOAD_AND_I32\000" |
| 7171 | /* 836 */ "ATOMIC_LOAD_UMIN_I32\000" |
| 7172 | /* 857 */ "ATOMIC_LOAD_MIN_I32\000" |
| 7173 | /* 877 */ "ATOMIC_SWAP_I32\000" |
| 7174 | /* 893 */ "ATOMIC_CMP_SWAP_I32\000" |
| 7175 | /* 913 */ "ATOMIC_LOAD_XOR_I32\000" |
| 7176 | /* 933 */ "ATOMIC_LOAD_OR_I32\000" |
| 7177 | /* 952 */ "ATOMIC_LOAD_UMAX_I32\000" |
| 7178 | /* 973 */ "ATOMIC_LOAD_MAX_I32\000" |
| 7179 | /* 993 */ "DSLL32\000" |
| 7180 | /* 1000 */ "DSRL32\000" |
| 7181 | /* 1007 */ "DROTR32\000" |
| 7182 | /* 1015 */ "CINS32\000" |
| 7183 | /* 1022 */ "EXTS32\000" |
| 7184 | /* 1029 */ "FCMP_S32\000" |
| 7185 | /* 1038 */ "DSLL64_32\000" |
| 7186 | /* 1048 */ "CINS64_32\000" |
| 7187 | /* 1058 */ "DEXT64_32\000" |
| 7188 | /* 1068 */ "LoadImmDoubleFGR_32\000" |
| 7189 | /* 1088 */ "LoadAddrReg32\000" |
| 7190 | /* 1102 */ "CINS_i32\000" |
| 7191 | /* 1111 */ "LoadImm32\000" |
| 7192 | /* 1121 */ "LoadAddrImm32\000" |
| 7193 | /* 1135 */ "MIPSeh_return32\000" |
| 7194 | /* 1151 */ "LwConstant32\000" |
| 7195 | /* 1164 */ "LDC2\000" |
| 7196 | /* 1169 */ "SDC2\000" |
| 7197 | /* 1174 */ "DMFC2\000" |
| 7198 | /* 1180 */ "DMTC2\000" |
| 7199 | /* 1186 */ "LWC2\000" |
| 7200 | /* 1191 */ "SWC2\000" |
| 7201 | /* 1196 */ "G_FLOG2\000" |
| 7202 | /* 1204 */ "MTM2\000" |
| 7203 | /* 1209 */ "G_FATAN2\000" |
| 7204 | /* 1218 */ "MTP2\000" |
| 7205 | /* 1223 */ "G_FEXP2\000" |
| 7206 | /* 1231 */ "SHRA_QB_MMR2\000" |
| 7207 | /* 1244 */ "CMPGDU_LE_QB_MMR2\000" |
| 7208 | /* 1262 */ "SUBUH_QB_MMR2\000" |
| 7209 | /* 1276 */ "ADDUH_QB_MMR2\000" |
| 7210 | /* 1290 */ "CMPGDU_EQ_QB_MMR2\000" |
| 7211 | /* 1308 */ "SHRA_R_QB_MMR2\000" |
| 7212 | /* 1323 */ "SUBUH_R_QB_MMR2\000" |
| 7213 | /* 1339 */ "ADDUH_R_QB_MMR2\000" |
| 7214 | /* 1355 */ "SHRAV_R_QB_MMR2\000" |
| 7215 | /* 1371 */ "ABSQ_S_QB_MMR2\000" |
| 7216 | /* 1386 */ "CMPGDU_LT_QB_MMR2\000" |
| 7217 | /* 1404 */ "SHRAV_QB_MMR2\000" |
| 7218 | /* 1418 */ "PREPEND_MMR2\000" |
| 7219 | /* 1431 */ "APPEND_MMR2\000" |
| 7220 | /* 1443 */ "PRECR_QB_PH_MMR2\000" |
| 7221 | /* 1460 */ "SUBQH_PH_MMR2\000" |
| 7222 | /* 1474 */ "ADDQH_PH_MMR2\000" |
| 7223 | /* 1488 */ "SHRL_PH_MMR2\000" |
| 7224 | /* 1501 */ "MUL_PH_MMR2\000" |
| 7225 | /* 1513 */ "SUBQH_R_PH_MMR2\000" |
| 7226 | /* 1529 */ "ADDQH_R_PH_MMR2\000" |
| 7227 | /* 1545 */ "MUL_S_PH_MMR2\000" |
| 7228 | /* 1559 */ "MULQ_S_PH_MMR2\000" |
| 7229 | /* 1574 */ "SUBU_S_PH_MMR2\000" |
| 7230 | /* 1589 */ "ADDU_S_PH_MMR2\000" |
| 7231 | /* 1604 */ "SUBU_PH_MMR2\000" |
| 7232 | /* 1617 */ "ADDU_PH_MMR2\000" |
| 7233 | /* 1630 */ "SHRLV_PH_MMR2\000" |
| 7234 | /* 1644 */ "DPA_W_PH_MMR2\000" |
| 7235 | /* 1658 */ "MULSA_W_PH_MMR2\000" |
| 7236 | /* 1674 */ "DPAQX_SA_W_PH_MMR2\000" |
| 7237 | /* 1693 */ "DPSQX_SA_W_PH_MMR2\000" |
| 7238 | /* 1712 */ "DPS_W_PH_MMR2\000" |
| 7239 | /* 1726 */ "DPAQX_S_W_PH_MMR2\000" |
| 7240 | /* 1744 */ "DPSQX_S_W_PH_MMR2\000" |
| 7241 | /* 1762 */ "DPAX_W_PH_MMR2\000" |
| 7242 | /* 1777 */ "DPSX_W_PH_MMR2\000" |
| 7243 | /* 1792 */ "BALIGN_MMR2\000" |
| 7244 | /* 1804 */ "PRECR_SRA_PH_W_MMR2\000" |
| 7245 | /* 1824 */ "PRECR_SRA_R_PH_W_MMR2\000" |
| 7246 | /* 1846 */ "SUBQH_W_MMR2\000" |
| 7247 | /* 1859 */ "ADDQH_W_MMR2\000" |
| 7248 | /* 1872 */ "SUBQH_R_W_MMR2\000" |
| 7249 | /* 1887 */ "ADDQH_R_W_MMR2\000" |
| 7250 | /* 1902 */ "MULQ_RS_W_MMR2\000" |
| 7251 | /* 1917 */ "MULQ_S_W_MMR2\000" |
| 7252 | /* 1931 */ "LDC3\000" |
| 7253 | /* 1936 */ "SDC3\000" |
| 7254 | /* 1941 */ "LWC3\000" |
| 7255 | /* 1946 */ "SWC3\000" |
| 7256 | /* 1951 */ "BPOSGE32C_MMR3\000" |
| 7257 | /* 1966 */ "LDC164\000" |
| 7258 | /* 1973 */ "SDC164\000" |
| 7259 | /* 1980 */ "LDXC164\000" |
| 7260 | /* 1988 */ "SDXC164\000" |
| 7261 | /* 1996 */ "LUXC164\000" |
| 7262 | /* 2004 */ "SUXC164\000" |
| 7263 | /* 2012 */ "SEB64\000" |
| 7264 | /* 2018 */ "TAILCALLREGHB64\000" |
| 7265 | /* 2034 */ "JR_HB64\000" |
| 7266 | /* 2042 */ "JALR_HB64\000" |
| 7267 | /* 2052 */ "LB64\000" |
| 7268 | /* 2057 */ "SB64\000" |
| 7269 | /* 2062 */ "LOAD_ACC64\000" |
| 7270 | /* 2073 */ "STORE_ACC64\000" |
| 7271 | /* 2085 */ "BGEC64\000" |
| 7272 | /* 2092 */ "BNEC64\000" |
| 7273 | /* 2099 */ "JIC64\000" |
| 7274 | /* 2105 */ "JIALC64\000" |
| 7275 | /* 2113 */ "BEQC64\000" |
| 7276 | /* 2120 */ "SC64\000" |
| 7277 | /* 2125 */ "BLTC64\000" |
| 7278 | /* 2132 */ "BGEUC64\000" |
| 7279 | /* 2140 */ "BLTUC64\000" |
| 7280 | /* 2148 */ "BGEZC64\000" |
| 7281 | /* 2156 */ "BLEZC64\000" |
| 7282 | /* 2164 */ "BNEZC64\000" |
| 7283 | /* 2172 */ "BEQZC64\000" |
| 7284 | /* 2180 */ "BGTZC64\000" |
| 7285 | /* 2188 */ "BLTZC64\000" |
| 7286 | /* 2196 */ "AND64\000" |
| 7287 | /* 2202 */ "MFC1_D64\000" |
| 7288 | /* 2211 */ "MFHC1_D64\000" |
| 7289 | /* 2221 */ "MTHC1_D64\000" |
| 7290 | /* 2231 */ "MTC1_D64\000" |
| 7291 | /* 2240 */ "MOVN_I64_D64\000" |
| 7292 | /* 2253 */ "MOVZ_I64_D64\000" |
| 7293 | /* 2266 */ "FSUB_D64\000" |
| 7294 | /* 2275 */ "NMSUB_D64\000" |
| 7295 | /* 2285 */ "FADD_D64\000" |
| 7296 | /* 2294 */ "NMADD_D64\000" |
| 7297 | /* 2304 */ "C_NGE_D64\000" |
| 7298 | /* 2314 */ "C_NGLE_D64\000" |
| 7299 | /* 2325 */ "C_OLE_D64\000" |
| 7300 | /* 2335 */ "C_ULE_D64\000" |
| 7301 | /* 2345 */ "C_LE_D64\000" |
| 7302 | /* 2354 */ "C_SF_D64\000" |
| 7303 | /* 2363 */ "MOVF_D64\000" |
| 7304 | /* 2372 */ "C_F_D64\000" |
| 7305 | /* 2380 */ "PseudoSELECTFP_F_D64\000" |
| 7306 | /* 2401 */ "FNEG_D64\000" |
| 7307 | /* 2410 */ "MOVN_I_D64\000" |
| 7308 | /* 2421 */ "MOVZ_I_D64\000" |
| 7309 | /* 2432 */ "C_NGL_D64\000" |
| 7310 | /* 2442 */ "FMUL_D64\000" |
| 7311 | /* 2451 */ "TRUNC_L_D64\000" |
| 7312 | /* 2463 */ "ROUND_L_D64\000" |
| 7313 | /* 2475 */ "CEIL_L_D64\000" |
| 7314 | /* 2486 */ "FLOOR_L_D64\000" |
| 7315 | /* 2498 */ "CVT_L_D64\000" |
| 7316 | /* 2508 */ "LDC1_MM_D64\000" |
| 7317 | /* 2520 */ "SDC1_MM_D64\000" |
| 7318 | /* 2532 */ "C_UN_D64\000" |
| 7319 | /* 2541 */ "RECIP_D64\000" |
| 7320 | /* 2551 */ "FCMP_D64\000" |
| 7321 | /* 2560 */ "C_SEQ_D64\000" |
| 7322 | /* 2570 */ "C_UEQ_D64\000" |
| 7323 | /* 2580 */ "C_EQ_D64\000" |
| 7324 | /* 2589 */ "FABS_D64\000" |
| 7325 | /* 2598 */ "CVT_S_D64\000" |
| 7326 | /* 2608 */ "PseudoSELECT_D64\000" |
| 7327 | /* 2625 */ "C_NGT_D64\000" |
| 7328 | /* 2635 */ "C_OLT_D64\000" |
| 7329 | /* 2645 */ "C_ULT_D64\000" |
| 7330 | /* 2655 */ "C_LT_D64\000" |
| 7331 | /* 2664 */ "FSQRT_D64\000" |
| 7332 | /* 2674 */ "RSQRT_D64\000" |
| 7333 | /* 2684 */ "MOVT_D64\000" |
| 7334 | /* 2693 */ "PseudoSELECTFP_T_D64\000" |
| 7335 | /* 2714 */ "FDIV_D64\000" |
| 7336 | /* 2723 */ "FMOV_D64\000" |
| 7337 | /* 2732 */ "TRUNC_W_D64\000" |
| 7338 | /* 2744 */ "ROUND_W_D64\000" |
| 7339 | /* 2756 */ "CEIL_W_D64\000" |
| 7340 | /* 2767 */ "FLOOR_W_D64\000" |
| 7341 | /* 2779 */ "CVT_W_D64\000" |
| 7342 | /* 2789 */ "BNE64\000" |
| 7343 | /* 2795 */ "BuildPairF64\000" |
| 7344 | /* 2808 */ "ExtractElementF64\000" |
| 7345 | /* 2826 */ "TAILCALLREG64\000" |
| 7346 | /* 2840 */ "SEH64\000" |
| 7347 | /* 2846 */ "LH64\000" |
| 7348 | /* 2851 */ "SH64\000" |
| 7349 | /* 2856 */ "PseudoMFHI64\000" |
| 7350 | /* 2869 */ "PseudoMTLOHI64\000" |
| 7351 | /* 2884 */ "MTHI64\000" |
| 7352 | /* 2891 */ "MOVN_I64_I64\000" |
| 7353 | /* 2904 */ "MOVZ_I64_I64\000" |
| 7354 | /* 2917 */ "ATOMIC_LOAD_SUB_I64\000" |
| 7355 | /* 2937 */ "ATOMIC_LOAD_ADD_I64\000" |
| 7356 | /* 2957 */ "ATOMIC_LOAD_NAND_I64\000" |
| 7357 | /* 2978 */ "ATOMIC_LOAD_AND_I64\000" |
| 7358 | /* 2998 */ "MOVF_I64\000" |
| 7359 | /* 3007 */ "PseudoSELECTFP_F_I64\000" |
| 7360 | /* 3028 */ "MOVN_I_I64\000" |
| 7361 | /* 3039 */ "MOVZ_I_I64\000" |
| 7362 | /* 3050 */ "ATOMIC_LOAD_UMIN_I64\000" |
| 7363 | /* 3071 */ "ATOMIC_LOAD_MIN_I64\000" |
| 7364 | /* 3091 */ "ATOMIC_SWAP_I64\000" |
| 7365 | /* 3107 */ "ATOMIC_CMP_SWAP_I64\000" |
| 7366 | /* 3127 */ "ATOMIC_LOAD_XOR_I64\000" |
| 7367 | /* 3147 */ "ATOMIC_LOAD_OR_I64\000" |
| 7368 | /* 3166 */ "PseudoD_SELECT_I64\000" |
| 7369 | /* 3185 */ "PseudoSELECT_I64\000" |
| 7370 | /* 3202 */ "MOVT_I64\000" |
| 7371 | /* 3211 */ "PseudoSELECTFP_T_I64\000" |
| 7372 | /* 3232 */ "ATOMIC_LOAD_UMAX_I64\000" |
| 7373 | /* 3253 */ "ATOMIC_LOAD_MAX_I64\000" |
| 7374 | /* 3273 */ "LL64\000" |
| 7375 | /* 3278 */ "CVT_S_PL64\000" |
| 7376 | /* 3289 */ "LWL64\000" |
| 7377 | /* 3295 */ "SWL64\000" |
| 7378 | /* 3301 */ "PseudoMFLO64\000" |
| 7379 | /* 3314 */ "MTLO64\000" |
| 7380 | /* 3321 */ "BEQ64\000" |
| 7381 | /* 3327 */ "JR64\000" |
| 7382 | /* 3332 */ "JALR64\000" |
| 7383 | /* 3339 */ "NOR64\000" |
| 7384 | /* 3345 */ "XOR64\000" |
| 7385 | /* 3351 */ "RDHWR64\000" |
| 7386 | /* 3359 */ "LWR64\000" |
| 7387 | /* 3365 */ "SWR64\000" |
| 7388 | /* 3371 */ "FSUB_PS64\000" |
| 7389 | /* 3381 */ "FADD_PS64\000" |
| 7390 | /* 3391 */ "PLL_PS64\000" |
| 7391 | /* 3400 */ "FMUL_PS64\000" |
| 7392 | /* 3410 */ "PUL_PS64\000" |
| 7393 | /* 3419 */ "ADDR_PS64\000" |
| 7394 | /* 3429 */ "MULR_PS64\000" |
| 7395 | /* 3439 */ "PLU_PS64\000" |
| 7396 | /* 3448 */ "PUU_PS64\000" |
| 7397 | /* 3457 */ "CVT_PW_PS64\000" |
| 7398 | /* 3469 */ "CVT_PS_S64\000" |
| 7399 | /* 3480 */ "SLT64\000" |
| 7400 | /* 3486 */ "CVT_S_PU64\000" |
| 7401 | /* 3497 */ "LW64\000" |
| 7402 | /* 3502 */ "CVT_PS_PW64\000" |
| 7403 | /* 3514 */ "SW64\000" |
| 7404 | /* 3519 */ "BGEZ64\000" |
| 7405 | /* 3526 */ "BLEZ64\000" |
| 7406 | /* 3533 */ "SELNEZ64\000" |
| 7407 | /* 3542 */ "SELEQZ64\000" |
| 7408 | /* 3551 */ "BGTZ64\000" |
| 7409 | /* 3558 */ "BLTZ64\000" |
| 7410 | /* 3565 */ "BuildPairF64_64\000" |
| 7411 | /* 3581 */ "ExtractElementF64_64\000" |
| 7412 | /* 3602 */ "SLL64_64\000" |
| 7413 | /* 3611 */ "LONG_BRANCH_LUi2Op_64\000" |
| 7414 | /* 3633 */ "LoadAddrReg64\000" |
| 7415 | /* 3647 */ "PseudoIndirectHazardBranch64\000" |
| 7416 | /* 3676 */ "PseudoIndirectBranch64\000" |
| 7417 | /* 3699 */ "ANDi64\000" |
| 7418 | /* 3706 */ "XORi64\000" |
| 7419 | /* 3713 */ "SLTi64\000" |
| 7420 | /* 3720 */ "LUi64\000" |
| 7421 | /* 3726 */ "SGEImm64\000" |
| 7422 | /* 3735 */ "SLEImm64\000" |
| 7423 | /* 3744 */ "NORImm64\000" |
| 7424 | /* 3753 */ "SGTImm64\000" |
| 7425 | /* 3762 */ "SLTImm64\000" |
| 7426 | /* 3771 */ "SGEUImm64\000" |
| 7427 | /* 3781 */ "SLEUImm64\000" |
| 7428 | /* 3791 */ "SGTUImm64\000" |
| 7429 | /* 3801 */ "SLTUImm64\000" |
| 7430 | /* 3811 */ "LoadImm64\000" |
| 7431 | /* 3821 */ "LoadAddrImm64\000" |
| 7432 | /* 3835 */ "PseudoReturn64\000" |
| 7433 | /* 3850 */ "MIPSeh_return64\000" |
| 7434 | /* 3866 */ "LBu64\000" |
| 7435 | /* 3872 */ "LHu64\000" |
| 7436 | /* 3878 */ "SLTu64\000" |
| 7437 | /* 3885 */ "LEA_ADDiu64\000" |
| 7438 | /* 3897 */ "SLTiu64\000" |
| 7439 | /* 3905 */ "MoveR3216\000" |
| 7440 | /* 3915 */ "RetRA16\000" |
| 7441 | /* 3923 */ "JalB16\000" |
| 7442 | /* 3930 */ "ATOMIC_LOAD_SUB_I16\000" |
| 7443 | /* 3950 */ "ATOMIC_LOAD_ADD_I16\000" |
| 7444 | /* 3970 */ "ATOMIC_LOAD_NAND_I16\000" |
| 7445 | /* 3991 */ "ATOMIC_LOAD_AND_I16\000" |
| 7446 | /* 4011 */ "ATOMIC_LOAD_UMIN_I16\000" |
| 7447 | /* 4032 */ "ATOMIC_LOAD_MIN_I16\000" |
| 7448 | /* 4052 */ "ATOMIC_SWAP_I16\000" |
| 7449 | /* 4068 */ "ATOMIC_CMP_SWAP_I16\000" |
| 7450 | /* 4088 */ "ATOMIC_LOAD_XOR_I16\000" |
| 7451 | /* 4108 */ "ATOMIC_LOAD_OR_I16\000" |
| 7452 | /* 4127 */ "ATOMIC_LOAD_UMAX_I16\000" |
| 7453 | /* 4148 */ "ATOMIC_LOAD_MAX_I16\000" |
| 7454 | /* 4168 */ "Move32R16\000" |
| 7455 | /* 4178 */ "SraX16\000" |
| 7456 | /* 4185 */ "RestoreX16\000" |
| 7457 | /* 4196 */ "SaveX16\000" |
| 7458 | /* 4204 */ "BtnezT8CmpiX16\000" |
| 7459 | /* 4219 */ "BteqzT8CmpiX16\000" |
| 7460 | /* 4234 */ "BtnezT8SltiX16\000" |
| 7461 | /* 4249 */ "BteqzT8SltiX16\000" |
| 7462 | /* 4264 */ "SllX16\000" |
| 7463 | /* 4271 */ "SrlX16\000" |
| 7464 | /* 4278 */ "LbRxRyOffMemX16\000" |
| 7465 | /* 4294 */ "SbRxRyOffMemX16\000" |
| 7466 | /* 4310 */ "LhRxRyOffMemX16\000" |
| 7467 | /* 4326 */ "ShRxRyOffMemX16\000" |
| 7468 | /* 4342 */ "LbuRxRyOffMemX16\000" |
| 7469 | /* 4359 */ "LhuRxRyOffMemX16\000" |
| 7470 | /* 4376 */ "AddiuRxRyOffMemX16\000" |
| 7471 | /* 4395 */ "LwRxRyOffMemX16\000" |
| 7472 | /* 4411 */ "SwRxRyOffMemX16\000" |
| 7473 | /* 4427 */ "AddiuRxPcImmX16\000" |
| 7474 | /* 4443 */ "AddiuSpImmX16\000" |
| 7475 | /* 4457 */ "LwRxSpImmX16\000" |
| 7476 | /* 4470 */ "SwRxSpImmX16\000" |
| 7477 | /* 4483 */ "SltiCCRxImmX16\000" |
| 7478 | /* 4498 */ "SltiuCCRxImmX16\000" |
| 7479 | /* 4514 */ "LiRxImmX16\000" |
| 7480 | /* 4525 */ "CmpiRxImmX16\000" |
| 7481 | /* 4538 */ "SltiRxImmX16\000" |
| 7482 | /* 4551 */ "AddiuRxImmX16\000" |
| 7483 | /* 4565 */ "SltiuRxImmX16\000" |
| 7484 | /* 4579 */ "AddiuRxRxImmX16\000" |
| 7485 | /* 4595 */ "BnezRxImmX16\000" |
| 7486 | /* 4608 */ "BeqzRxImmX16\000" |
| 7487 | /* 4621 */ "BimmX16\000" |
| 7488 | /* 4629 */ "LiRxImmAlignX16\000" |
| 7489 | /* 4645 */ "LwRxPcTcpX16\000" |
| 7490 | /* 4658 */ "BtnezT8CmpX16\000" |
| 7491 | /* 4672 */ "BteqzT8CmpX16\000" |
| 7492 | /* 4686 */ "BtnezT8SltX16\000" |
| 7493 | /* 4700 */ "BteqzT8SltX16\000" |
| 7494 | /* 4714 */ "BtnezT8SltiuX16\000" |
| 7495 | /* 4730 */ "BteqzT8SltiuX16\000" |
| 7496 | /* 4746 */ "BtnezT8SltuX16\000" |
| 7497 | /* 4761 */ "BteqzT8SltuX16\000" |
| 7498 | /* 4776 */ "BtnezX16\000" |
| 7499 | /* 4785 */ "BteqzX16\000" |
| 7500 | /* 4794 */ "JrcRa16\000" |
| 7501 | /* 4802 */ "JrRa16\000" |
| 7502 | /* 4809 */ "Restore16\000" |
| 7503 | /* 4819 */ "GotPrologue16\000" |
| 7504 | /* 4833 */ "Save16\000" |
| 7505 | /* 4840 */ "JumpLinkReg16\000" |
| 7506 | /* 4854 */ "Mfhi16\000" |
| 7507 | /* 4861 */ "Break16\000" |
| 7508 | /* 4869 */ "Jal16\000" |
| 7509 | /* 4875 */ "AddiuSpImm16\000" |
| 7510 | /* 4888 */ "LiRxImm16\000" |
| 7511 | /* 4898 */ "CmpiRxImm16\000" |
| 7512 | /* 4910 */ "SltiRxImm16\000" |
| 7513 | /* 4922 */ "SltiuRxImm16\000" |
| 7514 | /* 4935 */ "AddiuRxRxImm16\000" |
| 7515 | /* 4950 */ "BnezRxImm16\000" |
| 7516 | /* 4962 */ "BeqzRxImm16\000" |
| 7517 | /* 4974 */ "Bimm16\000" |
| 7518 | /* 4981 */ "Mflo16\000" |
| 7519 | /* 4988 */ "LwRxPcTcp16\000" |
| 7520 | /* 5000 */ "SebRx16\000" |
| 7521 | /* 5008 */ "JrcRx16\000" |
| 7522 | /* 5016 */ "SehRx16\000" |
| 7523 | /* 5024 */ "SltCCRxRy16\000" |
| 7524 | /* 5036 */ "SltuCCRxRy16\000" |
| 7525 | /* 5049 */ "NegRxRy16\000" |
| 7526 | /* 5059 */ "CmpRxRy16\000" |
| 7527 | /* 5069 */ "SltRxRy16\000" |
| 7528 | /* 5079 */ "MultRxRy16\000" |
| 7529 | /* 5090 */ "NotRxRy16\000" |
| 7530 | /* 5100 */ "SltuRxRy16\000" |
| 7531 | /* 5111 */ "MultuRxRy16\000" |
| 7532 | /* 5123 */ "DivuRxRy16\000" |
| 7533 | /* 5134 */ "SravRxRy16\000" |
| 7534 | /* 5145 */ "DivRxRy16\000" |
| 7535 | /* 5155 */ "SllvRxRy16\000" |
| 7536 | /* 5166 */ "SrlvRxRy16\000" |
| 7537 | /* 5177 */ "AndRxRxRy16\000" |
| 7538 | /* 5189 */ "OrRxRxRy16\000" |
| 7539 | /* 5200 */ "XorRxRxRy16\000" |
| 7540 | /* 5212 */ "MultRxRyRz16\000" |
| 7541 | /* 5225 */ "SubuRxRyRz16\000" |
| 7542 | /* 5238 */ "AdduRxRyRz16\000" |
| 7543 | /* 5251 */ "SltuRxRyRz16\000" |
| 7544 | /* 5264 */ "MultuRxRyRz16\000" |
| 7545 | /* 5278 */ "Btnez16\000" |
| 7546 | /* 5286 */ "Bteqz16\000" |
| 7547 | /* 5294 */ "PseudoIndrectHazardBranch64R6\000" |
| 7548 | /* 5324 */ "PseudoIndirectBranch64R6\000" |
| 7549 | /* 5349 */ "MFC0_MMR6\000" |
| 7550 | /* 5359 */ "MFHC0_MMR6\000" |
| 7551 | /* 5370 */ "MTHC0_MMR6\000" |
| 7552 | /* 5381 */ "MTC0_MMR6\000" |
| 7553 | /* 5391 */ "MFC1_MMR6\000" |
| 7554 | /* 5401 */ "MTC1_MMR6\000" |
| 7555 | /* 5411 */ "LDC2_MMR6\000" |
| 7556 | /* 5421 */ "SDC2_MMR6\000" |
| 7557 | /* 5431 */ "MFC2_MMR6\000" |
| 7558 | /* 5441 */ "MFHC2_MMR6\000" |
| 7559 | /* 5452 */ "MTHC2_MMR6\000" |
| 7560 | /* 5463 */ "MTC2_MMR6\000" |
| 7561 | /* 5473 */ "LWC2_MMR6\000" |
| 7562 | /* 5483 */ "SWC2_MMR6\000" |
| 7563 | /* 5493 */ "LDC1_D64_MMR6\000" |
| 7564 | /* 5507 */ "SDC1_D64_MMR6\000" |
| 7565 | /* 5521 */ "SB16_MMR6\000" |
| 7566 | /* 5531 */ "BC16_MMR6\000" |
| 7567 | /* 5541 */ "JRC16_MMR6\000" |
| 7568 | /* 5552 */ "JALRC16_MMR6\000" |
| 7569 | /* 5565 */ "BNEZC16_MMR6\000" |
| 7570 | /* 5578 */ "BEQZC16_MMR6\000" |
| 7571 | /* 5591 */ "AND16_MMR6\000" |
| 7572 | /* 5602 */ "MOVE16_MMR6\000" |
| 7573 | /* 5614 */ "SH16_MMR6\000" |
| 7574 | /* 5624 */ "ANDI16_MMR6\000" |
| 7575 | /* 5636 */ "LI16_MMR6\000" |
| 7576 | /* 5646 */ "BREAK16_MMR6\000" |
| 7577 | /* 5659 */ "SLL16_MMR6\000" |
| 7578 | /* 5670 */ "SRL16_MMR6\000" |
| 7579 | /* 5681 */ "LWM16_MMR6\000" |
| 7580 | /* 5692 */ "SWM16_MMR6\000" |
| 7581 | /* 5703 */ "SDBBP16_MMR6\000" |
| 7582 | /* 5716 */ "XOR16_MMR6\000" |
| 7583 | /* 5727 */ "NOT16_MMR6\000" |
| 7584 | /* 5738 */ "SUBU16_MMR6\000" |
| 7585 | /* 5750 */ "ADDU16_MMR6\000" |
| 7586 | /* 5762 */ "SW16_MMR6\000" |
| 7587 | /* 5772 */ "LSA_MMR6\000" |
| 7588 | /* 5781 */ "EHB_MMR6\000" |
| 7589 | /* 5790 */ "JALRC_HB_MMR6\000" |
| 7590 | /* 5804 */ "LB_MMR6\000" |
| 7591 | /* 5812 */ "SB_MMR6\000" |
| 7592 | /* 5820 */ "SUB_MMR6\000" |
| 7593 | /* 5829 */ "BC_MMR6\000" |
| 7594 | /* 5837 */ "BGEC_MMR6\000" |
| 7595 | /* 5847 */ "BNEC_MMR6\000" |
| 7596 | /* 5857 */ "JIC_MMR6\000" |
| 7597 | /* 5866 */ "BALC_MMR6\000" |
| 7598 | /* 5876 */ "JIALC_MMR6\000" |
| 7599 | /* 5887 */ "BGEZALC_MMR6\000" |
| 7600 | /* 5900 */ "BLEZALC_MMR6\000" |
| 7601 | /* 5913 */ "BNEZALC_MMR6\000" |
| 7602 | /* 5926 */ "BEQZALC_MMR6\000" |
| 7603 | /* 5939 */ "BGTZALC_MMR6\000" |
| 7604 | /* 5952 */ "BLTZALC_MMR6\000" |
| 7605 | /* 5965 */ "ERETNC_MMR6\000" |
| 7606 | /* 5977 */ "SYNC_MMR6\000" |
| 7607 | /* 5987 */ "AUIPC_MMR6\000" |
| 7608 | /* 5998 */ "ALUIPC_MMR6\000" |
| 7609 | /* 6010 */ "ADDIUPC_MMR6\000" |
| 7610 | /* 6023 */ "LWPC_MMR6\000" |
| 7611 | /* 6033 */ "BEQC_MMR6\000" |
| 7612 | /* 6043 */ "JALRC_MMR6\000" |
| 7613 | /* 6054 */ "SC_MMR6\000" |
| 7614 | /* 6062 */ "BLTC_MMR6\000" |
| 7615 | /* 6072 */ "BGEUC_MMR6\000" |
| 7616 | /* 6083 */ "BLTUC_MMR6\000" |
| 7617 | /* 6094 */ "BNVC_MMR6\000" |
| 7618 | /* 6104 */ "BOVC_MMR6\000" |
| 7619 | /* 6114 */ "BGEZC_MMR6\000" |
| 7620 | /* 6125 */ "BLEZC_MMR6\000" |
| 7621 | /* 6136 */ "BC1NEZC_MMR6\000" |
| 7622 | /* 6149 */ "BC2NEZC_MMR6\000" |
| 7623 | /* 6162 */ "BNEZC_MMR6\000" |
| 7624 | /* 6173 */ "BC1EQZC_MMR6\000" |
| 7625 | /* 6186 */ "BC2EQZC_MMR6\000" |
| 7626 | /* 6199 */ "BEQZC_MMR6\000" |
| 7627 | /* 6210 */ "BGTZC_MMR6\000" |
| 7628 | /* 6221 */ "BLTZC_MMR6\000" |
| 7629 | /* 6232 */ "ADD_MMR6\000" |
| 7630 | /* 6241 */ "AND_MMR6\000" |
| 7631 | /* 6250 */ "MOD_MMR6\000" |
| 7632 | /* 6259 */ "MINA_D_MMR6\000" |
| 7633 | /* 6271 */ "MAXA_D_MMR6\000" |
| 7634 | /* 6283 */ "CMP_SLE_D_MMR6\000" |
| 7635 | /* 6298 */ "CMP_SULE_D_MMR6\000" |
| 7636 | /* 6314 */ "CMP_ULE_D_MMR6\000" |
| 7637 | /* 6329 */ "CMP_LE_D_MMR6\000" |
| 7638 | /* 6343 */ "CMP_SAF_D_MMR6\000" |
| 7639 | /* 6358 */ "CMP_AF_D_MMR6\000" |
| 7640 | /* 6372 */ "MSUBF_D_MMR6\000" |
| 7641 | /* 6385 */ "MADDF_D_MMR6\000" |
| 7642 | /* 6398 */ "SEL_D_MMR6\000" |
| 7643 | /* 6409 */ "TRUNC_L_D_MMR6\000" |
| 7644 | /* 6424 */ "ROUND_L_D_MMR6\000" |
| 7645 | /* 6439 */ "CEIL_L_D_MMR6\000" |
| 7646 | /* 6453 */ "FLOOR_L_D_MMR6\000" |
| 7647 | /* 6468 */ "CVT_L_D_MMR6\000" |
| 7648 | /* 6481 */ "MIN_D_MMR6\000" |
| 7649 | /* 6492 */ "CMP_SUN_D_MMR6\000" |
| 7650 | /* 6507 */ "CMP_UN_D_MMR6\000" |
| 7651 | /* 6521 */ "CMP_SEQ_D_MMR6\000" |
| 7652 | /* 6536 */ "CMP_SUEQ_D_MMR6\000" |
| 7653 | /* 6552 */ "CMP_UEQ_D_MMR6\000" |
| 7654 | /* 6567 */ "CMP_EQ_D_MMR6\000" |
| 7655 | /* 6581 */ "CLASS_D_MMR6\000" |
| 7656 | /* 6594 */ "CMP_SLT_D_MMR6\000" |
| 7657 | /* 6609 */ "CMP_SULT_D_MMR6\000" |
| 7658 | /* 6625 */ "CMP_ULT_D_MMR6\000" |
| 7659 | /* 6640 */ "CMP_LT_D_MMR6\000" |
| 7660 | /* 6654 */ "RINT_D_MMR6\000" |
| 7661 | /* 6666 */ "FMOV_D_MMR6\000" |
| 7662 | /* 6678 */ "TRUNC_W_D_MMR6\000" |
| 7663 | /* 6693 */ "ROUND_W_D_MMR6\000" |
| 7664 | /* 6708 */ "CEIL_W_D_MMR6\000" |
| 7665 | /* 6722 */ "FLOOR_W_D_MMR6\000" |
| 7666 | /* 6737 */ "MAX_D_MMR6\000" |
| 7667 | /* 6748 */ "SELNEZ_D_MMR6\000" |
| 7668 | /* 6762 */ "SELEQZ_D_MMR6\000" |
| 7669 | /* 6776 */ "CACHE_MMR6\000" |
| 7670 | /* 6787 */ "SIGRIE_MMR6\000" |
| 7671 | /* 6799 */ "PAUSE_MMR6\000" |
| 7672 | /* 6810 */ "PREF_MMR6\000" |
| 7673 | /* 6820 */ "TLBINVF_MMR6\000" |
| 7674 | /* 6833 */ "TAILCALLREG_MMR6\000" |
| 7675 | /* 6850 */ "WSBH_MMR6\000" |
| 7676 | /* 6860 */ "SH_MMR6\000" |
| 7677 | /* 6868 */ "MUH_MMR6\000" |
| 7678 | /* 6877 */ "SYNCI_MMR6\000" |
| 7679 | /* 6888 */ "ANDI_MMR6\000" |
| 7680 | /* 6898 */ "EI_MMR6\000" |
| 7681 | /* 6906 */ "XORI_MMR6\000" |
| 7682 | /* 6916 */ "AUI_MMR6\000" |
| 7683 | /* 6925 */ "LUI_MMR6\000" |
| 7684 | /* 6934 */ "GINVI_MMR6\000" |
| 7685 | /* 6945 */ "BREAK_MMR6\000" |
| 7686 | /* 6956 */ "JAL_MMR6\000" |
| 7687 | /* 6965 */ "TAILCALL_MMR6\000" |
| 7688 | /* 6979 */ "SLL_MMR6\000" |
| 7689 | /* 6988 */ "MUL_MMR6\000" |
| 7690 | /* 6997 */ "CVT_D_L_MMR6\000" |
| 7691 | /* 7010 */ "CVT_S_L_MMR6\000" |
| 7692 | /* 7023 */ "ALIGN_MMR6\000" |
| 7693 | /* 7034 */ "CLO_MMR6\000" |
| 7694 | /* 7043 */ "BITSWAP_MMR6\000" |
| 7695 | /* 7056 */ "SDBBP_MMR6\000" |
| 7696 | /* 7067 */ "MOVEP_MMR6\000" |
| 7697 | /* 7078 */ "SSNOP_MMR6\000" |
| 7698 | /* 7089 */ "JRCADDIUSP_MMR6\000" |
| 7699 | /* 7105 */ "SWSP_MMR6\000" |
| 7700 | /* 7115 */ "DVP_MMR6\000" |
| 7701 | /* 7124 */ "EVP_MMR6\000" |
| 7702 | /* 7133 */ "NOR_MMR6\000" |
| 7703 | /* 7142 */ "XOR_MMR6\000" |
| 7704 | /* 7151 */ "RDPGPR_MMR6\000" |
| 7705 | /* 7163 */ "WRPGPR_MMR6\000" |
| 7706 | /* 7175 */ "RDHWR_MMR6\000" |
| 7707 | /* 7186 */ "INS_MMR6\000" |
| 7708 | /* 7195 */ "MINA_S_MMR6\000" |
| 7709 | /* 7207 */ "MAXA_S_MMR6\000" |
| 7710 | /* 7219 */ "FSUB_S_MMR6\000" |
| 7711 | /* 7231 */ "FADD_S_MMR6\000" |
| 7712 | /* 7243 */ "CMP_SLE_S_MMR6\000" |
| 7713 | /* 7258 */ "CMP_SULE_S_MMR6\000" |
| 7714 | /* 7274 */ "CMP_ULE_S_MMR6\000" |
| 7715 | /* 7289 */ "CMP_LE_S_MMR6\000" |
| 7716 | /* 7303 */ "CMP_SAF_S_MMR6\000" |
| 7717 | /* 7318 */ "CMP_AF_S_MMR6\000" |
| 7718 | /* 7332 */ "MSUBF_S_MMR6\000" |
| 7719 | /* 7345 */ "MADDF_S_MMR6\000" |
| 7720 | /* 7358 */ "FNEG_S_MMR6\000" |
| 7721 | /* 7370 */ "SEL_S_MMR6\000" |
| 7722 | /* 7381 */ "FMUL_S_MMR6\000" |
| 7723 | /* 7393 */ "TRUNC_L_S_MMR6\000" |
| 7724 | /* 7408 */ "ROUND_L_S_MMR6\000" |
| 7725 | /* 7423 */ "CEIL_L_S_MMR6\000" |
| 7726 | /* 7437 */ "FLOOR_L_S_MMR6\000" |
| 7727 | /* 7452 */ "CVT_L_S_MMR6\000" |
| 7728 | /* 7465 */ "MIN_S_MMR6\000" |
| 7729 | /* 7476 */ "CMP_SUN_S_MMR6\000" |
| 7730 | /* 7491 */ "CMP_UN_S_MMR6\000" |
| 7731 | /* 7505 */ "CMP_SEQ_S_MMR6\000" |
| 7732 | /* 7520 */ "CMP_SUEQ_S_MMR6\000" |
| 7733 | /* 7536 */ "CMP_UEQ_S_MMR6\000" |
| 7734 | /* 7551 */ "CMP_EQ_S_MMR6\000" |
| 7735 | /* 7565 */ "CLASS_S_MMR6\000" |
| 7736 | /* 7578 */ "CMP_SLT_S_MMR6\000" |
| 7737 | /* 7593 */ "CMP_SULT_S_MMR6\000" |
| 7738 | /* 7609 */ "CMP_ULT_S_MMR6\000" |
| 7739 | /* 7624 */ "CMP_LT_S_MMR6\000" |
| 7740 | /* 7638 */ "RINT_S_MMR6\000" |
| 7741 | /* 7650 */ "FDIV_S_MMR6\000" |
| 7742 | /* 7662 */ "FMOV_S_MMR6\000" |
| 7743 | /* 7674 */ "TRUNC_W_S_MMR6\000" |
| 7744 | /* 7689 */ "ROUND_W_S_MMR6\000" |
| 7745 | /* 7704 */ "CEIL_W_S_MMR6\000" |
| 7746 | /* 7718 */ "FLOOR_W_S_MMR6\000" |
| 7747 | /* 7733 */ "CVT_W_S_MMR6\000" |
| 7748 | /* 7746 */ "MAX_S_MMR6\000" |
| 7749 | /* 7757 */ "SELNEZ_S_MMR6\000" |
| 7750 | /* 7771 */ "SELEQZ_S_MMR6\000" |
| 7751 | /* 7785 */ "DERET_MMR6\000" |
| 7752 | /* 7796 */ "WAIT_MMR6\000" |
| 7753 | /* 7806 */ "GINVT_MMR6\000" |
| 7754 | /* 7817 */ "EXT_MMR6\000" |
| 7755 | /* 7826 */ "LBU_MMR6\000" |
| 7756 | /* 7835 */ "SUBU_MMR6\000" |
| 7757 | /* 7845 */ "ADDU_MMR6\000" |
| 7758 | /* 7855 */ "MODU_MMR6\000" |
| 7759 | /* 7865 */ "MUHU_MMR6\000" |
| 7760 | /* 7875 */ "ADDIU_MMR6\000" |
| 7761 | /* 7886 */ "MULU_MMR6\000" |
| 7762 | /* 7896 */ "DIVU_MMR6\000" |
| 7763 | /* 7906 */ "DIV_MMR6\000" |
| 7764 | /* 7915 */ "TLBINV_MMR6\000" |
| 7765 | /* 7927 */ "LW_MMR6\000" |
| 7766 | /* 7935 */ "SW_MMR6\000" |
| 7767 | /* 7943 */ "CVT_S_W_MMR6\000" |
| 7768 | /* 7956 */ "SELNEZ_MMR6\000" |
| 7769 | /* 7968 */ "CLZ_MMR6\000" |
| 7770 | /* 7977 */ "SELEQZ_MMR6\000" |
| 7771 | /* 7989 */ "PseudoIndirectBranch_MMR6\000" |
| 7772 | /* 8015 */ "LDC2_R6\000" |
| 7773 | /* 8023 */ "SDC2_R6\000" |
| 7774 | /* 8031 */ "LWC2_R6\000" |
| 7775 | /* 8039 */ "SWC2_R6\000" |
| 7776 | /* 8047 */ "JR_HB64_R6\000" |
| 7777 | /* 8058 */ "SC64_R6\000" |
| 7778 | /* 8066 */ "LL64_R6\000" |
| 7779 | /* 8074 */ "DLSA_R6\000" |
| 7780 | /* 8082 */ "JR_HB_R6\000" |
| 7781 | /* 8091 */ "SC_R6\000" |
| 7782 | /* 8097 */ "SCD_R6\000" |
| 7783 | /* 8104 */ "LLD_R6\000" |
| 7784 | /* 8111 */ "CACHE_R6\000" |
| 7785 | /* 8120 */ "PREF_R6\000" |
| 7786 | /* 8128 */ "LL_R6\000" |
| 7787 | /* 8134 */ "DMUL_R6\000" |
| 7788 | /* 8142 */ "DCLO_R6\000" |
| 7789 | /* 8150 */ "SDBBP_R6\000" |
| 7790 | /* 8159 */ "DCLZ_R6\000" |
| 7791 | /* 8167 */ "PseudoIndrectHazardBranchR6\000" |
| 7792 | /* 8195 */ "PseudoIndirectBranchR6\000" |
| 7793 | /* 8218 */ "LOAD_ACC128\000" |
| 7794 | /* 8230 */ "STORE_ACC128\000" |
| 7795 | /* 8243 */ "ATOMIC_LOAD_SUB_I8\000" |
| 7796 | /* 8262 */ "ATOMIC_LOAD_ADD_I8\000" |
| 7797 | /* 8281 */ "ATOMIC_LOAD_NAND_I8\000" |
| 7798 | /* 8301 */ "ATOMIC_LOAD_AND_I8\000" |
| 7799 | /* 8320 */ "ATOMIC_LOAD_UMIN_I8\000" |
| 7800 | /* 8340 */ "ATOMIC_LOAD_MIN_I8\000" |
| 7801 | /* 8359 */ "ATOMIC_SWAP_I8\000" |
| 7802 | /* 8374 */ "ATOMIC_CMP_SWAP_I8\000" |
| 7803 | /* 8393 */ "ATOMIC_LOAD_XOR_I8\000" |
| 7804 | /* 8412 */ "ATOMIC_LOAD_OR_I8\000" |
| 7805 | /* 8430 */ "ATOMIC_LOAD_UMAX_I8\000" |
| 7806 | /* 8450 */ "ATOMIC_LOAD_MAX_I8\000" |
| 7807 | /* 8469 */ "SAA\000" |
| 7808 | /* 8473 */ "PRECEU_PH_QBLA\000" |
| 7809 | /* 8488 */ "PRECEQU_PH_QBLA\000" |
| 7810 | /* 8504 */ "G_FMA\000" |
| 7811 | /* 8510 */ "G_STRICT_FMA\000" |
| 7812 | /* 8523 */ "PRECEU_PH_QBRA\000" |
| 7813 | /* 8538 */ "PRECEQU_PH_QBRA\000" |
| 7814 | /* 8554 */ "DSRA\000" |
| 7815 | /* 8559 */ "ATOMIC_LOAD_SUB_I32_POSTRA\000" |
| 7816 | /* 8586 */ "ATOMIC_LOAD_ADD_I32_POSTRA\000" |
| 7817 | /* 8613 */ "ATOMIC_LOAD_NAND_I32_POSTRA\000" |
| 7818 | /* 8641 */ "ATOMIC_LOAD_AND_I32_POSTRA\000" |
| 7819 | /* 8668 */ "ATOMIC_LOAD_UMIN_I32_POSTRA\000" |
| 7820 | /* 8696 */ "ATOMIC_LOAD_MIN_I32_POSTRA\000" |
| 7821 | /* 8723 */ "ATOMIC_SWAP_I32_POSTRA\000" |
| 7822 | /* 8746 */ "ATOMIC_CMP_SWAP_I32_POSTRA\000" |
| 7823 | /* 8773 */ "ATOMIC_LOAD_XOR_I32_POSTRA\000" |
| 7824 | /* 8800 */ "ATOMIC_LOAD_OR_I32_POSTRA\000" |
| 7825 | /* 8826 */ "ATOMIC_LOAD_UMAX_I32_POSTRA\000" |
| 7826 | /* 8854 */ "ATOMIC_LOAD_MAX_I32_POSTRA\000" |
| 7827 | /* 8881 */ "ATOMIC_LOAD_SUB_I64_POSTRA\000" |
| 7828 | /* 8908 */ "ATOMIC_LOAD_ADD_I64_POSTRA\000" |
| 7829 | /* 8935 */ "ATOMIC_LOAD_NAND_I64_POSTRA\000" |
| 7830 | /* 8963 */ "ATOMIC_LOAD_AND_I64_POSTRA\000" |
| 7831 | /* 8990 */ "ATOMIC_LOAD_UMIN_I64_POSTRA\000" |
| 7832 | /* 9018 */ "ATOMIC_LOAD_MIN_I64_POSTRA\000" |
| 7833 | /* 9045 */ "ATOMIC_SWAP_I64_POSTRA\000" |
| 7834 | /* 9068 */ "ATOMIC_CMP_SWAP_I64_POSTRA\000" |
| 7835 | /* 9095 */ "ATOMIC_LOAD_XOR_I64_POSTRA\000" |
| 7836 | /* 9122 */ "ATOMIC_LOAD_OR_I64_POSTRA\000" |
| 7837 | /* 9148 */ "ATOMIC_LOAD_UMAX_I64_POSTRA\000" |
| 7838 | /* 9176 */ "ATOMIC_LOAD_MAX_I64_POSTRA\000" |
| 7839 | /* 9203 */ "ATOMIC_LOAD_SUB_I16_POSTRA\000" |
| 7840 | /* 9230 */ "ATOMIC_LOAD_ADD_I16_POSTRA\000" |
| 7841 | /* 9257 */ "ATOMIC_LOAD_NAND_I16_POSTRA\000" |
| 7842 | /* 9285 */ "ATOMIC_LOAD_AND_I16_POSTRA\000" |
| 7843 | /* 9312 */ "ATOMIC_LOAD_UMIN_I16_POSTRA\000" |
| 7844 | /* 9340 */ "ATOMIC_LOAD_MIN_I16_POSTRA\000" |
| 7845 | /* 9367 */ "ATOMIC_SWAP_I16_POSTRA\000" |
| 7846 | /* 9390 */ "ATOMIC_CMP_SWAP_I16_POSTRA\000" |
| 7847 | /* 9417 */ "ATOMIC_LOAD_XOR_I16_POSTRA\000" |
| 7848 | /* 9444 */ "ATOMIC_LOAD_OR_I16_POSTRA\000" |
| 7849 | /* 9470 */ "ATOMIC_LOAD_UMAX_I16_POSTRA\000" |
| 7850 | /* 9498 */ "ATOMIC_LOAD_MAX_I16_POSTRA\000" |
| 7851 | /* 9525 */ "ATOMIC_LOAD_SUB_I8_POSTRA\000" |
| 7852 | /* 9551 */ "ATOMIC_LOAD_ADD_I8_POSTRA\000" |
| 7853 | /* 9577 */ "ATOMIC_LOAD_NAND_I8_POSTRA\000" |
| 7854 | /* 9604 */ "ATOMIC_LOAD_AND_I8_POSTRA\000" |
| 7855 | /* 9630 */ "ATOMIC_LOAD_UMIN_I8_POSTRA\000" |
| 7856 | /* 9657 */ "ATOMIC_LOAD_MIN_I8_POSTRA\000" |
| 7857 | /* 9683 */ "ATOMIC_SWAP_I8_POSTRA\000" |
| 7858 | /* 9705 */ "ATOMIC_CMP_SWAP_I8_POSTRA\000" |
| 7859 | /* 9731 */ "ATOMIC_LOAD_XOR_I8_POSTRA\000" |
| 7860 | /* 9757 */ "ATOMIC_LOAD_OR_I8_POSTRA\000" |
| 7861 | /* 9782 */ "ATOMIC_LOAD_UMAX_I8_POSTRA\000" |
| 7862 | /* 9809 */ "ATOMIC_LOAD_MAX_I8_POSTRA\000" |
| 7863 | /* 9835 */ "RetRA\000" |
| 7864 | /* 9841 */ "DLSA\000" |
| 7865 | /* 9846 */ "CFCMSA\000" |
| 7866 | /* 9853 */ "CTCMSA\000" |
| 7867 | /* 9860 */ "CRC32B\000" |
| 7868 | /* 9867 */ "CRC32CB\000" |
| 7869 | /* 9875 */ "SEB\000" |
| 7870 | /* 9879 */ "EHB\000" |
| 7871 | /* 9883 */ "TAILCALLREGHB\000" |
| 7872 | /* 9897 */ "JR_HB\000" |
| 7873 | /* 9903 */ "JALR_HB\000" |
| 7874 | /* 9911 */ "LB\000" |
| 7875 | /* 9914 */ "SHRA_QB\000" |
| 7876 | /* 9922 */ "CMPGDU_LE_QB\000" |
| 7877 | /* 9935 */ "CMPGU_LE_QB\000" |
| 7878 | /* 9947 */ "PseudoCMPU_LE_QB\000" |
| 7879 | /* 9964 */ "SUBUH_QB\000" |
| 7880 | /* 9973 */ "ADDUH_QB\000" |
| 7881 | /* 9982 */ "PseudoPICK_QB\000" |
| 7882 | /* 9996 */ "SHLL_QB\000" |
| 7883 | /* 10004 */ "REPL_QB\000" |
| 7884 | /* 10012 */ "SHRL_QB\000" |
| 7885 | /* 10020 */ "CMPGDU_EQ_QB\000" |
| 7886 | /* 10033 */ "CMPGU_EQ_QB\000" |
| 7887 | /* 10045 */ "PseudoCMPU_EQ_QB\000" |
| 7888 | /* 10062 */ "SHRA_R_QB\000" |
| 7889 | /* 10072 */ "SUBUH_R_QB\000" |
| 7890 | /* 10083 */ "ADDUH_R_QB\000" |
| 7891 | /* 10094 */ "SHRAV_R_QB\000" |
| 7892 | /* 10105 */ "ABSQ_S_QB\000" |
| 7893 | /* 10115 */ "SUBU_S_QB\000" |
| 7894 | /* 10125 */ "ADDU_S_QB\000" |
| 7895 | /* 10135 */ "CMPGDU_LT_QB\000" |
| 7896 | /* 10148 */ "CMPGU_LT_QB\000" |
| 7897 | /* 10160 */ "PseudoCMPU_LT_QB\000" |
| 7898 | /* 10177 */ "SUBU_QB\000" |
| 7899 | /* 10185 */ "ADDU_QB\000" |
| 7900 | /* 10193 */ "SHRAV_QB\000" |
| 7901 | /* 10202 */ "SHLLV_QB\000" |
| 7902 | /* 10211 */ "REPLV_QB\000" |
| 7903 | /* 10220 */ "SHRLV_QB\000" |
| 7904 | /* 10229 */ "RADDU_W_QB\000" |
| 7905 | /* 10240 */ "SB\000" |
| 7906 | /* 10243 */ "MODSUB\000" |
| 7907 | /* 10250 */ "G_FSUB\000" |
| 7908 | /* 10257 */ "G_STRICT_FSUB\000" |
| 7909 | /* 10271 */ "G_ATOMICRMW_FSUB\000" |
| 7910 | /* 10288 */ "PseudoMSUB\000" |
| 7911 | /* 10299 */ "G_SUB\000" |
| 7912 | /* 10305 */ "G_ATOMICRMW_SUB\000" |
| 7913 | /* 10321 */ "SRA_B\000" |
| 7914 | /* 10327 */ "ADD_A_B\000" |
| 7915 | /* 10335 */ "MIN_A_B\000" |
| 7916 | /* 10343 */ "ADDS_A_B\000" |
| 7917 | /* 10352 */ "MAX_A_B\000" |
| 7918 | /* 10360 */ "NLOC_B\000" |
| 7919 | /* 10367 */ "NLZC_B\000" |
| 7920 | /* 10374 */ "SLD_B\000" |
| 7921 | /* 10380 */ "PCKOD_B\000" |
| 7922 | /* 10388 */ "ILVOD_B\000" |
| 7923 | /* 10396 */ "INSVE_B\000" |
| 7924 | /* 10404 */ "VSHF_B\000" |
| 7925 | /* 10411 */ "BNEG_B\000" |
| 7926 | /* 10418 */ "SRAI_B\000" |
| 7927 | /* 10425 */ "SLDI_B\000" |
| 7928 | /* 10432 */ "ANDI_B\000" |
| 7929 | /* 10439 */ "BNEGI_B\000" |
| 7930 | /* 10447 */ "BSELI_B\000" |
| 7931 | /* 10455 */ "SLLI_B\000" |
| 7932 | /* 10462 */ "SRLI_B\000" |
| 7933 | /* 10469 */ "BINSLI_B\000" |
| 7934 | /* 10478 */ "CEQI_B\000" |
| 7935 | /* 10485 */ "SRARI_B\000" |
| 7936 | /* 10493 */ "BCLRI_B\000" |
| 7937 | /* 10501 */ "SRLRI_B\000" |
| 7938 | /* 10509 */ "NORI_B\000" |
| 7939 | /* 10516 */ "XORI_B\000" |
| 7940 | /* 10523 */ "BINSRI_B\000" |
| 7941 | /* 10532 */ "SPLATI_B\000" |
| 7942 | /* 10541 */ "BSETI_B\000" |
| 7943 | /* 10549 */ "SUBVI_B\000" |
| 7944 | /* 10557 */ "ADDVI_B\000" |
| 7945 | /* 10565 */ "BMZI_B\000" |
| 7946 | /* 10572 */ "BMNZI_B\000" |
| 7947 | /* 10580 */ "FILL_B\000" |
| 7948 | /* 10587 */ "SLL_B\000" |
| 7949 | /* 10593 */ "SRL_B\000" |
| 7950 | /* 10599 */ "BINSL_B\000" |
| 7951 | /* 10607 */ "ILVL_B\000" |
| 7952 | /* 10614 */ "CEQ_B\000" |
| 7953 | /* 10620 */ "SRAR_B\000" |
| 7954 | /* 10627 */ "BCLR_B\000" |
| 7955 | /* 10634 */ "SRLR_B\000" |
| 7956 | /* 10641 */ "BINSR_B\000" |
| 7957 | /* 10649 */ "ILVR_B\000" |
| 7958 | /* 10656 */ "ASUB_S_B\000" |
| 7959 | /* 10665 */ "MOD_S_B\000" |
| 7960 | /* 10673 */ "CLE_S_B\000" |
| 7961 | /* 10681 */ "AVE_S_B\000" |
| 7962 | /* 10689 */ "CLEI_S_B\000" |
| 7963 | /* 10698 */ "MINI_S_B\000" |
| 7964 | /* 10707 */ "CLTI_S_B\000" |
| 7965 | /* 10716 */ "MAXI_S_B\000" |
| 7966 | /* 10725 */ "MIN_S_B\000" |
| 7967 | /* 10733 */ "AVER_S_B\000" |
| 7968 | /* 10742 */ "SUBS_S_B\000" |
| 7969 | /* 10751 */ "ADDS_S_B\000" |
| 7970 | /* 10760 */ "SAT_S_B\000" |
| 7971 | /* 10768 */ "CLT_S_B\000" |
| 7972 | /* 10776 */ "SUBSUU_S_B\000" |
| 7973 | /* 10787 */ "DIV_S_B\000" |
| 7974 | /* 10795 */ "MAX_S_B\000" |
| 7975 | /* 10803 */ "COPY_S_B\000" |
| 7976 | /* 10812 */ "SPLAT_B\000" |
| 7977 | /* 10820 */ "BSET_B\000" |
| 7978 | /* 10827 */ "PCNT_B\000" |
| 7979 | /* 10834 */ "INSERT_B\000" |
| 7980 | /* 10843 */ "ST_B\000" |
| 7981 | /* 10848 */ "ASUB_U_B\000" |
| 7982 | /* 10857 */ "MOD_U_B\000" |
| 7983 | /* 10865 */ "CLE_U_B\000" |
| 7984 | /* 10873 */ "AVE_U_B\000" |
| 7985 | /* 10881 */ "CLEI_U_B\000" |
| 7986 | /* 10890 */ "MINI_U_B\000" |
| 7987 | /* 10899 */ "CLTI_U_B\000" |
| 7988 | /* 10908 */ "MAXI_U_B\000" |
| 7989 | /* 10917 */ "MIN_U_B\000" |
| 7990 | /* 10925 */ "AVER_U_B\000" |
| 7991 | /* 10934 */ "SUBS_U_B\000" |
| 7992 | /* 10943 */ "ADDS_U_B\000" |
| 7993 | /* 10952 */ "SUBSUS_U_B\000" |
| 7994 | /* 10963 */ "SAT_U_B\000" |
| 7995 | /* 10971 */ "CLT_U_B\000" |
| 7996 | /* 10979 */ "DIV_U_B\000" |
| 7997 | /* 10987 */ "MAX_U_B\000" |
| 7998 | /* 10995 */ "COPY_U_B\000" |
| 7999 | /* 11004 */ "MSUBV_B\000" |
| 8000 | /* 11012 */ "MADDV_B\000" |
| 8001 | /* 11020 */ "PCKEV_B\000" |
| 8002 | /* 11028 */ "ILVEV_B\000" |
| 8003 | /* 11036 */ "MULV_B\000" |
| 8004 | /* 11043 */ "BZ_B\000" |
| 8005 | /* 11048 */ "BNZ_B\000" |
| 8006 | /* 11054 */ "BC\000" |
| 8007 | /* 11057 */ "BGEC\000" |
| 8008 | /* 11062 */ "BNEC\000" |
| 8009 | /* 11067 */ "JIC\000" |
| 8010 | /* 11071 */ "G_INTRINSIC\000" |
| 8011 | /* 11083 */ "BALC\000" |
| 8012 | /* 11088 */ "JIALC\000" |
| 8013 | /* 11094 */ "BGEZALC\000" |
| 8014 | /* 11102 */ "BLEZALC\000" |
| 8015 | /* 11110 */ "BNEZALC\000" |
| 8016 | /* 11118 */ "BEQZALC\000" |
| 8017 | /* 11126 */ "BGTZALC\000" |
| 8018 | /* 11134 */ "BLTZALC\000" |
| 8019 | /* 11142 */ "ERETNC\000" |
| 8020 | /* 11149 */ "G_FPTRUNC\000" |
| 8021 | /* 11159 */ "G_INTRINSIC_TRUNC\000" |
| 8022 | /* 11177 */ "G_TRUNC\000" |
| 8023 | /* 11185 */ "G_BUILD_VECTOR_TRUNC\000" |
| 8024 | /* 11206 */ "SYNC\000" |
| 8025 | /* 11211 */ "G_DYN_STACKALLOC\000" |
| 8026 | /* 11228 */ "LDPC\000" |
| 8027 | /* 11233 */ "AUIPC\000" |
| 8028 | /* 11239 */ "ALUIPC\000" |
| 8029 | /* 11246 */ "ADDIUPC\000" |
| 8030 | /* 11254 */ "LWUPC\000" |
| 8031 | /* 11260 */ "LWPC\000" |
| 8032 | /* 11265 */ "BEQC\000" |
| 8033 | /* 11270 */ "ADDSC\000" |
| 8034 | /* 11276 */ "BLTC\000" |
| 8035 | /* 11281 */ "BGEUC\000" |
| 8036 | /* 11287 */ "BLTUC\000" |
| 8037 | /* 11293 */ "BNVC\000" |
| 8038 | /* 11298 */ "BOVC\000" |
| 8039 | /* 11303 */ "ADDWC\000" |
| 8040 | /* 11309 */ "BGEZC\000" |
| 8041 | /* 11315 */ "BLEZC\000" |
| 8042 | /* 11321 */ "BNEZC\000" |
| 8043 | /* 11327 */ "BEQZC\000" |
| 8044 | /* 11333 */ "BGTZC\000" |
| 8045 | /* 11339 */ "BLTZC\000" |
| 8046 | /* 11345 */ "CRC32D\000" |
| 8047 | /* 11352 */ "SAAD\000" |
| 8048 | /* 11357 */ "G_FMAD\000" |
| 8049 | /* 11364 */ "G_FPEXTLOAD\000" |
| 8050 | /* 11376 */ "G_INDEXED_SEXTLOAD\000" |
| 8051 | /* 11395 */ "G_SEXTLOAD\000" |
| 8052 | /* 11406 */ "G_INDEXED_ZEXTLOAD\000" |
| 8053 | /* 11425 */ "G_ZEXTLOAD\000" |
| 8054 | /* 11436 */ "G_INDEXED_LOAD\000" |
| 8055 | /* 11451 */ "G_LOAD\000" |
| 8056 | /* 11458 */ "CRC32CD\000" |
| 8057 | /* 11466 */ "SCD\000" |
| 8058 | /* 11470 */ "DADD\000" |
| 8059 | /* 11475 */ "G_VECREDUCE_FADD\000" |
| 8060 | /* 11492 */ "G_FADD\000" |
| 8061 | /* 11499 */ "G_VECREDUCE_SEQ_FADD\000" |
| 8062 | /* 11520 */ "G_STRICT_FADD\000" |
| 8063 | /* 11534 */ "G_ATOMICRMW_FADD\000" |
| 8064 | /* 11551 */ "PseudoMADD\000" |
| 8065 | /* 11562 */ "G_VECREDUCE_ADD\000" |
| 8066 | /* 11578 */ "G_ADD\000" |
| 8067 | /* 11584 */ "G_PTR_ADD\000" |
| 8068 | /* 11594 */ "G_ATOMICRMW_ADD\000" |
| 8069 | /* 11610 */ "DSHD\000" |
| 8070 | /* 11615 */ "YIELD\000" |
| 8071 | /* 11621 */ "LLD\000" |
| 8072 | /* 11625 */ "G_ATOMICRMW_NAND\000" |
| 8073 | /* 11642 */ "G_VECREDUCE_AND\000" |
| 8074 | /* 11658 */ "G_AND\000" |
| 8075 | /* 11664 */ "G_ATOMICRMW_AND\000" |
| 8076 | /* 11680 */ "PREPEND\000" |
| 8077 | /* 11688 */ "APPEND\000" |
| 8078 | /* 11695 */ "LIFETIME_END\000" |
| 8079 | /* 11708 */ "G_BRCOND\000" |
| 8080 | /* 11717 */ "G_ATOMICRMW_USUB_COND\000" |
| 8081 | /* 11739 */ "G_LLROUND\000" |
| 8082 | /* 11749 */ "G_LROUND\000" |
| 8083 | /* 11758 */ "G_INTRINSIC_ROUND\000" |
| 8084 | /* 11776 */ "G_INTRINSIC_FPTRUNC_ROUND\000" |
| 8085 | /* 11802 */ "DMOD\000" |
| 8086 | /* 11807 */ "LOAD_STACK_GUARD\000" |
| 8087 | /* 11824 */ "SD\000" |
| 8088 | /* 11827 */ "FLOG2_D\000" |
| 8089 | /* 11835 */ "FEXP2_D\000" |
| 8090 | /* 11843 */ "MINA_D\000" |
| 8091 | /* 11850 */ "SRA_D\000" |
| 8092 | /* 11856 */ "MAXA_D\000" |
| 8093 | /* 11863 */ "ADD_A_D\000" |
| 8094 | /* 11871 */ "FMIN_A_D\000" |
| 8095 | /* 11880 */ "ADDS_A_D\000" |
| 8096 | /* 11889 */ "FMAX_A_D\000" |
| 8097 | /* 11898 */ "FSUB_D\000" |
| 8098 | /* 11905 */ "FMSUB_D\000" |
| 8099 | /* 11913 */ "NLOC_D\000" |
| 8100 | /* 11920 */ "NLZC_D\000" |
| 8101 | /* 11927 */ "FADD_D\000" |
| 8102 | /* 11934 */ "FMADD_D\000" |
| 8103 | /* 11942 */ "SLD_D\000" |
| 8104 | /* 11948 */ "PCKOD_D\000" |
| 8105 | /* 11956 */ "ILVOD_D\000" |
| 8106 | /* 11964 */ "FCLE_D\000" |
| 8107 | /* 11971 */ "FSLE_D\000" |
| 8108 | /* 11978 */ "CMP_SLE_D\000" |
| 8109 | /* 11988 */ "FCULE_D\000" |
| 8110 | /* 11996 */ "FSULE_D\000" |
| 8111 | /* 12004 */ "CMP_SULE_D\000" |
| 8112 | /* 12015 */ "CMP_ULE_D\000" |
| 8113 | /* 12025 */ "CMP_LE_D\000" |
| 8114 | /* 12034 */ "FCNE_D\000" |
| 8115 | /* 12041 */ "FSNE_D\000" |
| 8116 | /* 12048 */ "FCUNE_D\000" |
| 8117 | /* 12056 */ "FSUNE_D\000" |
| 8118 | /* 12064 */ "INSVE_D\000" |
| 8119 | /* 12072 */ "FCAF_D\000" |
| 8120 | /* 12079 */ "FSAF_D\000" |
| 8121 | /* 12086 */ "CMP_SAF_D\000" |
| 8122 | /* 12096 */ "MSUBF_D\000" |
| 8123 | /* 12104 */ "MADDF_D\000" |
| 8124 | /* 12112 */ "VSHF_D\000" |
| 8125 | /* 12119 */ "CMP_F_D\000" |
| 8126 | /* 12127 */ "BNEG_D\000" |
| 8127 | /* 12134 */ "SRAI_D\000" |
| 8128 | /* 12141 */ "SLDI_D\000" |
| 8129 | /* 12148 */ "BNEGI_D\000" |
| 8130 | /* 12156 */ "SLLI_D\000" |
| 8131 | /* 12163 */ "SRLI_D\000" |
| 8132 | /* 12170 */ "BINSLI_D\000" |
| 8133 | /* 12179 */ "CEQI_D\000" |
| 8134 | /* 12186 */ "SRARI_D\000" |
| 8135 | /* 12194 */ "BCLRI_D\000" |
| 8136 | /* 12202 */ "SRLRI_D\000" |
| 8137 | /* 12210 */ "BINSRI_D\000" |
| 8138 | /* 12219 */ "SPLATI_D\000" |
| 8139 | /* 12228 */ "BSETI_D\000" |
| 8140 | /* 12236 */ "SUBVI_D\000" |
| 8141 | /* 12244 */ "ADDVI_D\000" |
| 8142 | /* 12252 */ "SEL_D\000" |
| 8143 | /* 12258 */ "FILL_D\000" |
| 8144 | /* 12265 */ "SLL_D\000" |
| 8145 | /* 12271 */ "FEXUPL_D\000" |
| 8146 | /* 12280 */ "FFQL_D\000" |
| 8147 | /* 12287 */ "SRL_D\000" |
| 8148 | /* 12293 */ "BINSL_D\000" |
| 8149 | /* 12301 */ "FMUL_D\000" |
| 8150 | /* 12308 */ "ILVL_D\000" |
| 8151 | /* 12315 */ "FMIN_D\000" |
| 8152 | /* 12322 */ "FCUN_D\000" |
| 8153 | /* 12329 */ "FSUN_D\000" |
| 8154 | /* 12336 */ "CMP_SUN_D\000" |
| 8155 | /* 12346 */ "CMP_UN_D\000" |
| 8156 | /* 12355 */ "FRCP_D\000" |
| 8157 | /* 12362 */ "FCEQ_D\000" |
| 8158 | /* 12369 */ "FSEQ_D\000" |
| 8159 | /* 12376 */ "CMP_SEQ_D\000" |
| 8160 | /* 12386 */ "FCUEQ_D\000" |
| 8161 | /* 12394 */ "FSUEQ_D\000" |
| 8162 | /* 12402 */ "CMP_SUEQ_D\000" |
| 8163 | /* 12413 */ "CMP_UEQ_D\000" |
| 8164 | /* 12423 */ "CMP_EQ_D\000" |
| 8165 | /* 12432 */ "SRAR_D\000" |
| 8166 | /* 12439 */ "LDR_D\000" |
| 8167 | /* 12445 */ "BCLR_D\000" |
| 8168 | /* 12452 */ "SRLR_D\000" |
| 8169 | /* 12459 */ "FCOR_D\000" |
| 8170 | /* 12466 */ "FSOR_D\000" |
| 8171 | /* 12473 */ "FEXUPR_D\000" |
| 8172 | /* 12482 */ "FFQR_D\000" |
| 8173 | /* 12489 */ "BINSR_D\000" |
| 8174 | /* 12497 */ "STR_D\000" |
| 8175 | /* 12503 */ "ILVR_D\000" |
| 8176 | /* 12510 */ "FABS_D\000" |
| 8177 | /* 12517 */ "FCLASS_D\000" |
| 8178 | /* 12526 */ "ASUB_S_D\000" |
| 8179 | /* 12535 */ "HSUB_S_D\000" |
| 8180 | /* 12544 */ "DPSUB_S_D\000" |
| 8181 | /* 12554 */ "FTRUNC_S_D\000" |
| 8182 | /* 12565 */ "HADD_S_D\000" |
| 8183 | /* 12574 */ "DPADD_S_D\000" |
| 8184 | /* 12584 */ "MOD_S_D\000" |
| 8185 | /* 12592 */ "CLE_S_D\000" |
| 8186 | /* 12600 */ "AVE_S_D\000" |
| 8187 | /* 12608 */ "CLEI_S_D\000" |
| 8188 | /* 12617 */ "MINI_S_D\000" |
| 8189 | /* 12626 */ "CLTI_S_D\000" |
| 8190 | /* 12635 */ "MAXI_S_D\000" |
| 8191 | /* 12644 */ "MIN_S_D\000" |
| 8192 | /* 12652 */ "DOTP_S_D\000" |
| 8193 | /* 12661 */ "AVER_S_D\000" |
| 8194 | /* 12670 */ "SUBS_S_D\000" |
| 8195 | /* 12679 */ "ADDS_S_D\000" |
| 8196 | /* 12688 */ "SAT_S_D\000" |
| 8197 | /* 12696 */ "CLT_S_D\000" |
| 8198 | /* 12704 */ "FFINT_S_D\000" |
| 8199 | /* 12714 */ "FTINT_S_D\000" |
| 8200 | /* 12724 */ "SUBSUU_S_D\000" |
| 8201 | /* 12735 */ "DIV_S_D\000" |
| 8202 | /* 12743 */ "MAX_S_D\000" |
| 8203 | /* 12751 */ "COPY_S_D\000" |
| 8204 | /* 12760 */ "SPLAT_D\000" |
| 8205 | /* 12768 */ "BSET_D\000" |
| 8206 | /* 12775 */ "FCLT_D\000" |
| 8207 | /* 12782 */ "FSLT_D\000" |
| 8208 | /* 12789 */ "CMP_SLT_D\000" |
| 8209 | /* 12799 */ "FCULT_D\000" |
| 8210 | /* 12807 */ "FSULT_D\000" |
| 8211 | /* 12815 */ "CMP_SULT_D\000" |
| 8212 | /* 12826 */ "CMP_ULT_D\000" |
| 8213 | /* 12836 */ "CMP_LT_D\000" |
| 8214 | /* 12845 */ "PCNT_D\000" |
| 8215 | /* 12852 */ "FRINT_D\000" |
| 8216 | /* 12860 */ "INSERT_D\000" |
| 8217 | /* 12869 */ "FSQRT_D\000" |
| 8218 | /* 12877 */ "FRSQRT_D\000" |
| 8219 | /* 12886 */ "ST_D\000" |
| 8220 | /* 12891 */ "ASUB_U_D\000" |
| 8221 | /* 12900 */ "HSUB_U_D\000" |
| 8222 | /* 12909 */ "DPSUB_U_D\000" |
| 8223 | /* 12919 */ "FTRUNC_U_D\000" |
| 8224 | /* 12930 */ "HADD_U_D\000" |
| 8225 | /* 12939 */ "DPADD_U_D\000" |
| 8226 | /* 12949 */ "MOD_U_D\000" |
| 8227 | /* 12957 */ "CLE_U_D\000" |
| 8228 | /* 12965 */ "AVE_U_D\000" |
| 8229 | /* 12973 */ "CLEI_U_D\000" |
| 8230 | /* 12982 */ "MINI_U_D\000" |
| 8231 | /* 12991 */ "CLTI_U_D\000" |
| 8232 | /* 13000 */ "MAXI_U_D\000" |
| 8233 | /* 13009 */ "MIN_U_D\000" |
| 8234 | /* 13017 */ "DOTP_U_D\000" |
| 8235 | /* 13026 */ "AVER_U_D\000" |
| 8236 | /* 13035 */ "SUBS_U_D\000" |
| 8237 | /* 13044 */ "ADDS_U_D\000" |
| 8238 | /* 13053 */ "SUBSUS_U_D\000" |
| 8239 | /* 13064 */ "SAT_U_D\000" |
| 8240 | /* 13072 */ "CLT_U_D\000" |
| 8241 | /* 13080 */ "FFINT_U_D\000" |
| 8242 | /* 13090 */ "FTINT_U_D\000" |
| 8243 | /* 13100 */ "DIV_U_D\000" |
| 8244 | /* 13108 */ "MAX_U_D\000" |
| 8245 | /* 13116 */ "MSUBV_D\000" |
| 8246 | /* 13124 */ "MADDV_D\000" |
| 8247 | /* 13132 */ "PCKEV_D\000" |
| 8248 | /* 13140 */ "ILVEV_D\000" |
| 8249 | /* 13148 */ "FDIV_D\000" |
| 8250 | /* 13155 */ "MULV_D\000" |
| 8251 | /* 13162 */ "PseudoTRUNC_W_D\000" |
| 8252 | /* 13178 */ "FMAX_D\000" |
| 8253 | /* 13185 */ "BZ_D\000" |
| 8254 | /* 13190 */ "SELNEZ_D\000" |
| 8255 | /* 13199 */ "BNZ_D\000" |
| 8256 | /* 13205 */ "SELEQZ_D\000" |
| 8257 | /* 13214 */ "LBE\000" |
| 8258 | /* 13218 */ "PSEUDO_PROBE\000" |
| 8259 | /* 13231 */ "SBE\000" |
| 8260 | /* 13235 */ "G_SSUBE\000" |
| 8261 | /* 13243 */ "G_USUBE\000" |
| 8262 | /* 13251 */ "G_FENCE\000" |
| 8263 | /* 13259 */ "ARITH_FENCE\000" |
| 8264 | /* 13271 */ "REG_SEQUENCE\000" |
| 8265 | /* 13284 */ "SCE\000" |
| 8266 | /* 13288 */ "G_SADDE\000" |
| 8267 | /* 13296 */ "G_UADDE\000" |
| 8268 | /* 13304 */ "G_GET_FPMODE\000" |
| 8269 | /* 13317 */ "G_RESET_FPMODE\000" |
| 8270 | /* 13332 */ "G_SET_FPMODE\000" |
| 8271 | /* 13345 */ "G_FMINNUM_IEEE\000" |
| 8272 | /* 13360 */ "G_FMAXNUM_IEEE\000" |
| 8273 | /* 13375 */ "CACHEE\000" |
| 8274 | /* 13382 */ "PREFE\000" |
| 8275 | /* 13388 */ "BGE\000" |
| 8276 | /* 13392 */ "SGE\000" |
| 8277 | /* 13396 */ "TGE\000" |
| 8278 | /* 13400 */ "CACHE\000" |
| 8279 | /* 13406 */ "LHE\000" |
| 8280 | /* 13410 */ "SHE\000" |
| 8281 | /* 13414 */ "SIGRIE\000" |
| 8282 | /* 13421 */ "G_VSCALE\000" |
| 8283 | /* 13430 */ "G_JUMP_TABLE\000" |
| 8284 | /* 13443 */ "BUNDLE\000" |
| 8285 | /* 13450 */ "LLE\000" |
| 8286 | /* 13454 */ "SLE\000" |
| 8287 | /* 13458 */ "LWLE\000" |
| 8288 | /* 13463 */ "SWLE\000" |
| 8289 | /* 13468 */ "BNE\000" |
| 8290 | /* 13472 */ "G_MEMSET_INLINE\000" |
| 8291 | /* 13488 */ "G_MEMCPY_INLINE\000" |
| 8292 | /* 13504 */ "RELOC_NONE\000" |
| 8293 | /* 13515 */ "SNE\000" |
| 8294 | /* 13519 */ "TNE\000" |
| 8295 | /* 13523 */ "LOCAL_ESCAPE\000" |
| 8296 | /* 13536 */ "DVPE\000" |
| 8297 | /* 13541 */ "EVPE\000" |
| 8298 | /* 13546 */ "G_FPTRUNCSTORE\000" |
| 8299 | /* 13561 */ "G_STACKRESTORE\000" |
| 8300 | /* 13576 */ "G_INDEXED_STORE\000" |
| 8301 | /* 13592 */ "G_STORE\000" |
| 8302 | /* 13600 */ "LWRE\000" |
| 8303 | /* 13605 */ "SWRE\000" |
| 8304 | /* 13610 */ "G_BITREVERSE\000" |
| 8305 | /* 13623 */ "PAUSE\000" |
| 8306 | /* 13629 */ "FAKE_USE\000" |
| 8307 | /* 13638 */ "DBG_VALUE\000" |
| 8308 | /* 13648 */ "G_GLOBAL_VALUE\000" |
| 8309 | /* 13663 */ "G_PTRAUTH_GLOBAL_VALUE\000" |
| 8310 | /* 13686 */ "CONVERGENCECTRL_GLUE\000" |
| 8311 | /* 13707 */ "G_STACKSAVE\000" |
| 8312 | /* 13719 */ "G_MEMMOVE\000" |
| 8313 | /* 13729 */ "LWE\000" |
| 8314 | /* 13733 */ "SWE\000" |
| 8315 | /* 13737 */ "G_FREEZE\000" |
| 8316 | /* 13746 */ "G_FCANONICALIZE\000" |
| 8317 | /* 13762 */ "LBuE\000" |
| 8318 | /* 13767 */ "LHuE\000" |
| 8319 | /* 13772 */ "BC1F\000" |
| 8320 | /* 13777 */ "G_FMODF\000" |
| 8321 | /* 13785 */ "INIT_UNDEF\000" |
| 8322 | /* 13796 */ "G_IMPLICIT_DEF\000" |
| 8323 | /* 13811 */ "PREF\000" |
| 8324 | /* 13816 */ "DBG_INSTR_REF\000" |
| 8325 | /* 13830 */ "TLBINVF\000" |
| 8326 | /* 13838 */ "TLBGINVF\000" |
| 8327 | /* 13847 */ "G_FNEG\000" |
| 8328 | /* 13854 */ "TAILCALLHB64R6REG\000" |
| 8329 | /* 13872 */ "TAILCALL64R6REG\000" |
| 8330 | /* 13888 */ "TAILCALLHBR6REG\000" |
| 8331 | /* 13904 */ "TAILCALLR6REG\000" |
| 8332 | /* 13918 */ "EXTRACT_SUBREG\000" |
| 8333 | /* 13933 */ "INSERT_SUBREG\000" |
| 8334 | /* 13947 */ "TAILCALLREG\000" |
| 8335 | /* 13959 */ "G_SEXT_INREG\000" |
| 8336 | /* 13972 */ "SUBREG_TO_REG\000" |
| 8337 | /* 13986 */ "G_ATOMIC_CMPXCHG\000" |
| 8338 | /* 14003 */ "G_ATOMICRMW_XCHG\000" |
| 8339 | /* 14020 */ "G_GET_ROUNDING\000" |
| 8340 | /* 14035 */ "G_SET_ROUNDING\000" |
| 8341 | /* 14050 */ "G_FLOG\000" |
| 8342 | /* 14057 */ "G_VAARG\000" |
| 8343 | /* 14065 */ "PREALLOCATED_ARG\000" |
| 8344 | /* 14082 */ "CRC32H\000" |
| 8345 | /* 14089 */ "DSBH\000" |
| 8346 | /* 14094 */ "WSBH\000" |
| 8347 | /* 14099 */ "CRC32CH\000" |
| 8348 | /* 14107 */ "G_PREFETCH\000" |
| 8349 | /* 14118 */ "SEH\000" |
| 8350 | /* 14122 */ "G_SMULH\000" |
| 8351 | /* 14130 */ "G_UMULH\000" |
| 8352 | /* 14138 */ "G_FTANH\000" |
| 8353 | /* 14146 */ "G_FSINH\000" |
| 8354 | /* 14154 */ "SHRA_PH\000" |
| 8355 | /* 14162 */ "PRECRQ_QB_PH\000" |
| 8356 | /* 14175 */ "PRECR_QB_PH\000" |
| 8357 | /* 14187 */ "PRECRQU_S_QB_PH\000" |
| 8358 | /* 14203 */ "PseudoCMP_LE_PH\000" |
| 8359 | /* 14219 */ "SUBQH_PH\000" |
| 8360 | /* 14228 */ "ADDQH_PH\000" |
| 8361 | /* 14237 */ "PseudoPICK_PH\000" |
| 8362 | /* 14251 */ "SHLL_PH\000" |
| 8363 | /* 14259 */ "REPL_PH\000" |
| 8364 | /* 14267 */ "SHRL_PH\000" |
| 8365 | /* 14275 */ "PACKRL_PH\000" |
| 8366 | /* 14285 */ "MUL_PH\000" |
| 8367 | /* 14292 */ "SUBQ_PH\000" |
| 8368 | /* 14300 */ "ADDQ_PH\000" |
| 8369 | /* 14308 */ "PseudoCMP_EQ_PH\000" |
| 8370 | /* 14324 */ "SHRA_R_PH\000" |
| 8371 | /* 14334 */ "SUBQH_R_PH\000" |
| 8372 | /* 14345 */ "ADDQH_R_PH\000" |
| 8373 | /* 14356 */ "SHRAV_R_PH\000" |
| 8374 | /* 14367 */ "MULQ_RS_PH\000" |
| 8375 | /* 14378 */ "SHLL_S_PH\000" |
| 8376 | /* 14388 */ "MUL_S_PH\000" |
| 8377 | /* 14397 */ "SUBQ_S_PH\000" |
| 8378 | /* 14407 */ "ADDQ_S_PH\000" |
| 8379 | /* 14417 */ "MULQ_S_PH\000" |
| 8380 | /* 14427 */ "ABSQ_S_PH\000" |
| 8381 | /* 14437 */ "SUBU_S_PH\000" |
| 8382 | /* 14447 */ "ADDU_S_PH\000" |
| 8383 | /* 14457 */ "SHLLV_S_PH\000" |
| 8384 | /* 14468 */ "PseudoCMP_LT_PH\000" |
| 8385 | /* 14484 */ "SUBU_PH\000" |
| 8386 | /* 14492 */ "ADDU_PH\000" |
| 8387 | /* 14500 */ "SHRAV_PH\000" |
| 8388 | /* 14509 */ "SHLLV_PH\000" |
| 8389 | /* 14518 */ "REPLV_PH\000" |
| 8390 | /* 14527 */ "SHRLV_PH\000" |
| 8391 | /* 14536 */ "DPA_W_PH\000" |
| 8392 | /* 14545 */ "MULSA_W_PH\000" |
| 8393 | /* 14556 */ "DPAQX_SA_W_PH\000" |
| 8394 | /* 14570 */ "DPSQX_SA_W_PH\000" |
| 8395 | /* 14584 */ "DPS_W_PH\000" |
| 8396 | /* 14593 */ "DPAQ_S_W_PH\000" |
| 8397 | /* 14605 */ "MULSAQ_S_W_PH\000" |
| 8398 | /* 14619 */ "DPSQ_S_W_PH\000" |
| 8399 | /* 14631 */ "DPAQX_S_W_PH\000" |
| 8400 | /* 14644 */ "DPSQX_S_W_PH\000" |
| 8401 | /* 14657 */ "DPAX_W_PH\000" |
| 8402 | /* 14667 */ "DPSX_W_PH\000" |
| 8403 | /* 14677 */ "G_FCOSH\000" |
| 8404 | /* 14685 */ "DMUH\000" |
| 8405 | /* 14690 */ "SRA_H\000" |
| 8406 | /* 14696 */ "ADD_A_H\000" |
| 8407 | /* 14704 */ "MIN_A_H\000" |
| 8408 | /* 14712 */ "ADDS_A_H\000" |
| 8409 | /* 14721 */ "MAX_A_H\000" |
| 8410 | /* 14729 */ "NLOC_H\000" |
| 8411 | /* 14736 */ "NLZC_H\000" |
| 8412 | /* 14743 */ "SLD_H\000" |
| 8413 | /* 14749 */ "PCKOD_H\000" |
| 8414 | /* 14757 */ "ILVOD_H\000" |
| 8415 | /* 14765 */ "INSVE_H\000" |
| 8416 | /* 14773 */ "VSHF_H\000" |
| 8417 | /* 14780 */ "BNEG_H\000" |
| 8418 | /* 14787 */ "SRAI_H\000" |
| 8419 | /* 14794 */ "SLDI_H\000" |
| 8420 | /* 14801 */ "BNEGI_H\000" |
| 8421 | /* 14809 */ "SLLI_H\000" |
| 8422 | /* 14816 */ "SRLI_H\000" |
| 8423 | /* 14823 */ "BINSLI_H\000" |
| 8424 | /* 14832 */ "CEQI_H\000" |
| 8425 | /* 14839 */ "SRARI_H\000" |
| 8426 | /* 14847 */ "BCLRI_H\000" |
| 8427 | /* 14855 */ "SRLRI_H\000" |
| 8428 | /* 14863 */ "BINSRI_H\000" |
| 8429 | /* 14872 */ "SPLATI_H\000" |
| 8430 | /* 14881 */ "BSETI_H\000" |
| 8431 | /* 14889 */ "SUBVI_H\000" |
| 8432 | /* 14897 */ "ADDVI_H\000" |
| 8433 | /* 14905 */ "FILL_H\000" |
| 8434 | /* 14912 */ "SLL_H\000" |
| 8435 | /* 14918 */ "SRL_H\000" |
| 8436 | /* 14924 */ "BINSL_H\000" |
| 8437 | /* 14932 */ "ILVL_H\000" |
| 8438 | /* 14939 */ "FEXDO_H\000" |
| 8439 | /* 14947 */ "CEQ_H\000" |
| 8440 | /* 14953 */ "FTQ_H\000" |
| 8441 | /* 14959 */ "MSUB_Q_H\000" |
| 8442 | /* 14968 */ "MADD_Q_H\000" |
| 8443 | /* 14977 */ "MUL_Q_H\000" |
| 8444 | /* 14985 */ "MSUBR_Q_H\000" |
| 8445 | /* 14995 */ "MADDR_Q_H\000" |
| 8446 | /* 15005 */ "MULR_Q_H\000" |
| 8447 | /* 15014 */ "SRAR_H\000" |
| 8448 | /* 15021 */ "BCLR_H\000" |
| 8449 | /* 15028 */ "SRLR_H\000" |
| 8450 | /* 15035 */ "BINSR_H\000" |
| 8451 | /* 15043 */ "ILVR_H\000" |
| 8452 | /* 15050 */ "ASUB_S_H\000" |
| 8453 | /* 15059 */ "HSUB_S_H\000" |
| 8454 | /* 15068 */ "DPSUB_S_H\000" |
| 8455 | /* 15078 */ "HADD_S_H\000" |
| 8456 | /* 15087 */ "DPADD_S_H\000" |
| 8457 | /* 15097 */ "MOD_S_H\000" |
| 8458 | /* 15105 */ "CLE_S_H\000" |
| 8459 | /* 15113 */ "AVE_S_H\000" |
| 8460 | /* 15121 */ "CLEI_S_H\000" |
| 8461 | /* 15130 */ "MINI_S_H\000" |
| 8462 | /* 15139 */ "CLTI_S_H\000" |
| 8463 | /* 15148 */ "MAXI_S_H\000" |
| 8464 | /* 15157 */ "MIN_S_H\000" |
| 8465 | /* 15165 */ "DOTP_S_H\000" |
| 8466 | /* 15174 */ "AVER_S_H\000" |
| 8467 | /* 15183 */ "EXTR_S_H\000" |
| 8468 | /* 15192 */ "SUBS_S_H\000" |
| 8469 | /* 15201 */ "ADDS_S_H\000" |
| 8470 | /* 15210 */ "SAT_S_H\000" |
| 8471 | /* 15218 */ "CLT_S_H\000" |
| 8472 | /* 15226 */ "SUBSUU_S_H\000" |
| 8473 | /* 15237 */ "DIV_S_H\000" |
| 8474 | /* 15245 */ "EXTRV_S_H\000" |
| 8475 | /* 15255 */ "MAX_S_H\000" |
| 8476 | /* 15263 */ "COPY_S_H\000" |
| 8477 | /* 15272 */ "SPLAT_H\000" |
| 8478 | /* 15280 */ "BSET_H\000" |
| 8479 | /* 15287 */ "PCNT_H\000" |
| 8480 | /* 15294 */ "INSERT_H\000" |
| 8481 | /* 15303 */ "ST_H\000" |
| 8482 | /* 15308 */ "ASUB_U_H\000" |
| 8483 | /* 15317 */ "HSUB_U_H\000" |
| 8484 | /* 15326 */ "DPSUB_U_H\000" |
| 8485 | /* 15336 */ "HADD_U_H\000" |
| 8486 | /* 15345 */ "DPADD_U_H\000" |
| 8487 | /* 15355 */ "MOD_U_H\000" |
| 8488 | /* 15363 */ "CLE_U_H\000" |
| 8489 | /* 15371 */ "AVE_U_H\000" |
| 8490 | /* 15379 */ "CLEI_U_H\000" |
| 8491 | /* 15388 */ "MINI_U_H\000" |
| 8492 | /* 15397 */ "CLTI_U_H\000" |
| 8493 | /* 15406 */ "MAXI_U_H\000" |
| 8494 | /* 15415 */ "MIN_U_H\000" |
| 8495 | /* 15423 */ "DOTP_U_H\000" |
| 8496 | /* 15432 */ "AVER_U_H\000" |
| 8497 | /* 15441 */ "SUBS_U_H\000" |
| 8498 | /* 15450 */ "ADDS_U_H\000" |
| 8499 | /* 15459 */ "SUBSUS_U_H\000" |
| 8500 | /* 15470 */ "SAT_U_H\000" |
| 8501 | /* 15478 */ "CLT_U_H\000" |
| 8502 | /* 15486 */ "DIV_U_H\000" |
| 8503 | /* 15494 */ "MAX_U_H\000" |
| 8504 | /* 15502 */ "COPY_U_H\000" |
| 8505 | /* 15511 */ "MSUBV_H\000" |
| 8506 | /* 15519 */ "MADDV_H\000" |
| 8507 | /* 15527 */ "PCKEV_H\000" |
| 8508 | /* 15535 */ "ILVEV_H\000" |
| 8509 | /* 15543 */ "MULV_H\000" |
| 8510 | /* 15550 */ "BZ_H\000" |
| 8511 | /* 15555 */ "BNZ_H\000" |
| 8512 | /* 15561 */ "SYNCI\000" |
| 8513 | /* 15567 */ "DI\000" |
| 8514 | /* 15570 */ "TGEI\000" |
| 8515 | /* 15575 */ "TNEI\000" |
| 8516 | /* 15580 */ "DAHI\000" |
| 8517 | /* 15585 */ "PseudoMFHI\000" |
| 8518 | /* 15596 */ "PseudoMTLOHI\000" |
| 8519 | /* 15609 */ "DBG_PHI\000" |
| 8520 | /* 15617 */ "MFTHI\000" |
| 8521 | /* 15623 */ "MTHI\000" |
| 8522 | /* 15628 */ "MTTHI\000" |
| 8523 | /* 15634 */ "TEQI\000" |
| 8524 | /* 15639 */ "G_FPTOSI\000" |
| 8525 | /* 15648 */ "DATI\000" |
| 8526 | /* 15653 */ "TLTI\000" |
| 8527 | /* 15658 */ "DAUI\000" |
| 8528 | /* 15663 */ "G_FPTOUI\000" |
| 8529 | /* 15672 */ "GINVI\000" |
| 8530 | /* 15678 */ "TLBWI\000" |
| 8531 | /* 15684 */ "TLBGWI\000" |
| 8532 | /* 15691 */ "G_FPOWI\000" |
| 8533 | /* 15699 */ "MOVN_I64_I\000" |
| 8534 | /* 15710 */ "MOVZ_I64_I\000" |
| 8535 | /* 15721 */ "MOVF_I\000" |
| 8536 | /* 15728 */ "PseudoSELECTFP_F_I\000" |
| 8537 | /* 15747 */ "MOVN_I_I\000" |
| 8538 | /* 15756 */ "MOVZ_I_I\000" |
| 8539 | /* 15765 */ "PseudoD_SELECT_I\000" |
| 8540 | /* 15782 */ "PseudoSELECT_I\000" |
| 8541 | /* 15797 */ "MOVT_I\000" |
| 8542 | /* 15804 */ "PseudoSELECTFP_T_I\000" |
| 8543 | /* 15823 */ "J\000" |
| 8544 | /* 15825 */ "BREAK\000" |
| 8545 | /* 15831 */ "FORK\000" |
| 8546 | /* 15836 */ "COPY_LANEMASK\000" |
| 8547 | /* 15850 */ "G_PTRMASK\000" |
| 8548 | /* 15860 */ "BAL\000" |
| 8549 | /* 15864 */ "JAL\000" |
| 8550 | /* 15868 */ "NAL\000" |
| 8551 | /* 15872 */ "BGEZAL\000" |
| 8552 | /* 15879 */ "BLTZAL\000" |
| 8553 | /* 15886 */ "MULEU_S_PH_QBL\000" |
| 8554 | /* 15901 */ "PRECEU_PH_QBL\000" |
| 8555 | /* 15915 */ "PRECEQU_PH_QBL\000" |
| 8556 | /* 15930 */ "DPAU_H_QBL\000" |
| 8557 | /* 15941 */ "DPSU_H_QBL\000" |
| 8558 | /* 15952 */ "LDL\000" |
| 8559 | /* 15956 */ "SDL\000" |
| 8560 | /* 15960 */ "GC_LABEL\000" |
| 8561 | /* 15969 */ "DBG_LABEL\000" |
| 8562 | /* 15979 */ "EH_LABEL\000" |
| 8563 | /* 15988 */ "ANNOTATION_LABEL\000" |
| 8564 | /* 16005 */ "BGEL\000" |
| 8565 | /* 16010 */ "BLEL\000" |
| 8566 | /* 16015 */ "BNEL\000" |
| 8567 | /* 16020 */ "ICALL_BRANCH_FUNNEL\000" |
| 8568 | /* 16040 */ "BC1FL\000" |
| 8569 | /* 16046 */ "MAQ_SA_W_PHL\000" |
| 8570 | /* 16059 */ "PRECEQ_W_PHL\000" |
| 8571 | /* 16072 */ "MAQ_S_W_PHL\000" |
| 8572 | /* 16084 */ "MULEQ_S_W_PHL\000" |
| 8573 | /* 16098 */ "G_FSHL\000" |
| 8574 | /* 16105 */ "G_SHL\000" |
| 8575 | /* 16111 */ "G_FCEIL\000" |
| 8576 | /* 16119 */ "G_SAVGCEIL\000" |
| 8577 | /* 16130 */ "G_UAVGCEIL\000" |
| 8578 | /* 16141 */ "TAILCALL\000" |
| 8579 | /* 16150 */ "HYPCALL\000" |
| 8580 | /* 16158 */ "SYSCALL\000" |
| 8581 | /* 16166 */ "PATCHABLE_TAIL_CALL\000" |
| 8582 | /* 16186 */ "PATCHABLE_TYPED_EVENT_CALL\000" |
| 8583 | /* 16213 */ "PATCHABLE_EVENT_CALL\000" |
| 8584 | /* 16234 */ "FENTRY_CALL\000" |
| 8585 | /* 16246 */ "BGEZALL\000" |
| 8586 | /* 16254 */ "BLTZALL\000" |
| 8587 | /* 16262 */ "KILL\000" |
| 8588 | /* 16267 */ "DSLL\000" |
| 8589 | /* 16272 */ "G_CONSTANT_POOL\000" |
| 8590 | /* 16288 */ "DROL\000" |
| 8591 | /* 16293 */ "BEQL\000" |
| 8592 | /* 16298 */ "DSRL\000" |
| 8593 | /* 16303 */ "BC1TL\000" |
| 8594 | /* 16309 */ "BGTL\000" |
| 8595 | /* 16314 */ "BLTL\000" |
| 8596 | /* 16319 */ "G_ROTL\000" |
| 8597 | /* 16326 */ "BGEUL\000" |
| 8598 | /* 16332 */ "BLEUL\000" |
| 8599 | /* 16338 */ "DMUL\000" |
| 8600 | /* 16343 */ "G_VECREDUCE_FMUL\000" |
| 8601 | /* 16360 */ "G_FMUL\000" |
| 8602 | /* 16367 */ "G_VECREDUCE_SEQ_FMUL\000" |
| 8603 | /* 16388 */ "G_STRICT_FMUL\000" |
| 8604 | /* 16402 */ "G_CLMUL\000" |
| 8605 | /* 16410 */ "G_VECREDUCE_MUL\000" |
| 8606 | /* 16426 */ "G_MUL\000" |
| 8607 | /* 16432 */ "BGTUL\000" |
| 8608 | /* 16438 */ "BLTUL\000" |
| 8609 | /* 16444 */ "LWL\000" |
| 8610 | /* 16448 */ "SWL\000" |
| 8611 | /* 16452 */ "BGEZL\000" |
| 8612 | /* 16458 */ "BLEZL\000" |
| 8613 | /* 16464 */ "BGTZL\000" |
| 8614 | /* 16470 */ "BLTZL\000" |
| 8615 | /* 16476 */ "PseudoCVT_D64_L\000" |
| 8616 | /* 16492 */ "PseudoCVT_S_L\000" |
| 8617 | /* 16506 */ "G_FREM\000" |
| 8618 | /* 16513 */ "G_STRICT_FREM\000" |
| 8619 | /* 16527 */ "G_SREM\000" |
| 8620 | /* 16534 */ "G_UREM\000" |
| 8621 | /* 16541 */ "G_SDIVREM\000" |
| 8622 | /* 16551 */ "G_UDIVREM\000" |
| 8623 | /* 16561 */ "MFGC0_MM\000" |
| 8624 | /* 16570 */ "MFHGC0_MM\000" |
| 8625 | /* 16580 */ "MTHGC0_MM\000" |
| 8626 | /* 16590 */ "MTGC0_MM\000" |
| 8627 | /* 16599 */ "CFC1_MM\000" |
| 8628 | /* 16607 */ "MFC1_MM\000" |
| 8629 | /* 16615 */ "CTC1_MM\000" |
| 8630 | /* 16623 */ "MTC1_MM\000" |
| 8631 | /* 16631 */ "LWC1_MM\000" |
| 8632 | /* 16639 */ "SWC1_MM\000" |
| 8633 | /* 16647 */ "LUXC1_MM\000" |
| 8634 | /* 16656 */ "SUXC1_MM\000" |
| 8635 | /* 16665 */ "LWXC1_MM\000" |
| 8636 | /* 16674 */ "SWXC1_MM\000" |
| 8637 | /* 16683 */ "MFHC1_D32_MM\000" |
| 8638 | /* 16696 */ "MTHC1_D32_MM\000" |
| 8639 | /* 16709 */ "FSUB_D32_MM\000" |
| 8640 | /* 16721 */ "NMSUB_D32_MM\000" |
| 8641 | /* 16734 */ "FADD_D32_MM\000" |
| 8642 | /* 16746 */ "NMADD_D32_MM\000" |
| 8643 | /* 16759 */ "C_NGE_D32_MM\000" |
| 8644 | /* 16772 */ "C_NGLE_D32_MM\000" |
| 8645 | /* 16786 */ "C_OLE_D32_MM\000" |
| 8646 | /* 16799 */ "C_ULE_D32_MM\000" |
| 8647 | /* 16812 */ "C_LE_D32_MM\000" |
| 8648 | /* 16824 */ "C_SF_D32_MM\000" |
| 8649 | /* 16836 */ "MOVF_D32_MM\000" |
| 8650 | /* 16848 */ "C_F_D32_MM\000" |
| 8651 | /* 16859 */ "FNEG_D32_MM\000" |
| 8652 | /* 16871 */ "MOVN_I_D32_MM\000" |
| 8653 | /* 16885 */ "MOVZ_I_D32_MM\000" |
| 8654 | /* 16899 */ "C_NGL_D32_MM\000" |
| 8655 | /* 16912 */ "FMUL_D32_MM\000" |
| 8656 | /* 16924 */ "C_UN_D32_MM\000" |
| 8657 | /* 16936 */ "RECIP_D32_MM\000" |
| 8658 | /* 16949 */ "FCMP_D32_MM\000" |
| 8659 | /* 16961 */ "C_SEQ_D32_MM\000" |
| 8660 | /* 16974 */ "C_UEQ_D32_MM\000" |
| 8661 | /* 16987 */ "C_EQ_D32_MM\000" |
| 8662 | /* 16999 */ "FABS_D32_MM\000" |
| 8663 | /* 17011 */ "CVT_S_D32_MM\000" |
| 8664 | /* 17024 */ "C_NGT_D32_MM\000" |
| 8665 | /* 17037 */ "C_OLT_D32_MM\000" |
| 8666 | /* 17050 */ "C_ULT_D32_MM\000" |
| 8667 | /* 17063 */ "C_LT_D32_MM\000" |
| 8668 | /* 17075 */ "FSQRT_D32_MM\000" |
| 8669 | /* 17088 */ "RSQRT_D32_MM\000" |
| 8670 | /* 17101 */ "MOVT_D32_MM\000" |
| 8671 | /* 17113 */ "FDIV_D32_MM\000" |
| 8672 | /* 17125 */ "FMOV_D32_MM\000" |
| 8673 | /* 17137 */ "CVT_W_D32_MM\000" |
| 8674 | /* 17150 */ "BPOSGE32_MM\000" |
| 8675 | /* 17162 */ "LWM32_MM\000" |
| 8676 | /* 17171 */ "SWM32_MM\000" |
| 8677 | /* 17180 */ "FCMP_S32_MM\000" |
| 8678 | /* 17192 */ "CFC2_MM\000" |
| 8679 | /* 17200 */ "CTC2_MM\000" |
| 8680 | /* 17208 */ "ADDIUR2_MM\000" |
| 8681 | /* 17219 */ "MFHC1_D64_MM\000" |
| 8682 | /* 17232 */ "MTHC1_D64_MM\000" |
| 8683 | /* 17245 */ "MTC1_D64_MM\000" |
| 8684 | /* 17257 */ "FSUB_D64_MM\000" |
| 8685 | /* 17269 */ "FADD_D64_MM\000" |
| 8686 | /* 17281 */ "C_NGE_D64_MM\000" |
| 8687 | /* 17294 */ "C_NGLE_D64_MM\000" |
| 8688 | /* 17308 */ "C_OLE_D64_MM\000" |
| 8689 | /* 17321 */ "C_ULE_D64_MM\000" |
| 8690 | /* 17334 */ "C_LE_D64_MM\000" |
| 8691 | /* 17346 */ "C_SF_D64_MM\000" |
| 8692 | /* 17358 */ "C_F_D64_MM\000" |
| 8693 | /* 17369 */ "FNEG_D64_MM\000" |
| 8694 | /* 17381 */ "C_NGL_D64_MM\000" |
| 8695 | /* 17394 */ "FMUL_D64_MM\000" |
| 8696 | /* 17406 */ "CVT_L_D64_MM\000" |
| 8697 | /* 17419 */ "C_UN_D64_MM\000" |
| 8698 | /* 17431 */ "RECIP_D64_MM\000" |
| 8699 | /* 17444 */ "C_SEQ_D64_MM\000" |
| 8700 | /* 17457 */ "C_UEQ_D64_MM\000" |
| 8701 | /* 17470 */ "C_EQ_D64_MM\000" |
| 8702 | /* 17482 */ "FABS_D64_MM\000" |
| 8703 | /* 17494 */ "CVT_S_D64_MM\000" |
| 8704 | /* 17507 */ "C_NGT_D64_MM\000" |
| 8705 | /* 17520 */ "C_OLT_D64_MM\000" |
| 8706 | /* 17533 */ "C_ULT_D64_MM\000" |
| 8707 | /* 17546 */ "C_LT_D64_MM\000" |
| 8708 | /* 17558 */ "FSQRT_D64_MM\000" |
| 8709 | /* 17571 */ "RSQRT_D64_MM\000" |
| 8710 | /* 17584 */ "FDIV_D64_MM\000" |
| 8711 | /* 17596 */ "FMOV_D64_MM\000" |
| 8712 | /* 17608 */ "CVT_W_D64_MM\000" |
| 8713 | /* 17621 */ "ADDIUS5_MM\000" |
| 8714 | /* 17632 */ "SB16_MM\000" |
| 8715 | /* 17640 */ "JRC16_MM\000" |
| 8716 | /* 17649 */ "AND16_MM\000" |
| 8717 | /* 17658 */ "MOVE16_MM\000" |
| 8718 | /* 17668 */ "SH16_MM\000" |
| 8719 | /* 17676 */ "ANDI16_MM\000" |
| 8720 | /* 17686 */ "MFHI16_MM\000" |
| 8721 | /* 17696 */ "LI16_MM\000" |
| 8722 | /* 17704 */ "BREAK16_MM\000" |
| 8723 | /* 17715 */ "SLL16_MM\000" |
| 8724 | /* 17724 */ "SRL16_MM\000" |
| 8725 | /* 17733 */ "LWM16_MM\000" |
| 8726 | /* 17742 */ "SWM16_MM\000" |
| 8727 | /* 17751 */ "MFLO16_MM\000" |
| 8728 | /* 17761 */ "SDBBP16_MM\000" |
| 8729 | /* 17772 */ "JR16_MM\000" |
| 8730 | /* 17780 */ "JALR16_MM\000" |
| 8731 | /* 17790 */ "XOR16_MM\000" |
| 8732 | /* 17799 */ "JALRS16_MM\000" |
| 8733 | /* 17810 */ "NOT16_MM\000" |
| 8734 | /* 17819 */ "LBU16_MM\000" |
| 8735 | /* 17828 */ "SUBU16_MM\000" |
| 8736 | /* 17838 */ "ADDU16_MM\000" |
| 8737 | /* 17848 */ "LHU16_MM\000" |
| 8738 | /* 17857 */ "LW16_MM\000" |
| 8739 | /* 17865 */ "SW16_MM\000" |
| 8740 | /* 17873 */ "BNEZ16_MM\000" |
| 8741 | /* 17883 */ "BEQZ16_MM\000" |
| 8742 | /* 17893 */ "PRECEU_PH_QBLA_MM\000" |
| 8743 | /* 17911 */ "PRECEQU_PH_QBLA_MM\000" |
| 8744 | /* 17930 */ "PRECEU_PH_QBRA_MM\000" |
| 8745 | /* 17948 */ "PRECEQU_PH_QBRA_MM\000" |
| 8746 | /* 17967 */ "SRA_MM\000" |
| 8747 | /* 17974 */ "SEB_MM\000" |
| 8748 | /* 17981 */ "EHB_MM\000" |
| 8749 | /* 17988 */ "LB_MM\000" |
| 8750 | /* 17994 */ "CMPGU_LE_QB_MM\000" |
| 8751 | /* 18009 */ "CMPU_LE_QB_MM\000" |
| 8752 | /* 18023 */ "PICK_QB_MM\000" |
| 8753 | /* 18034 */ "SHLL_QB_MM\000" |
| 8754 | /* 18045 */ "REPL_QB_MM\000" |
| 8755 | /* 18056 */ "SHRL_QB_MM\000" |
| 8756 | /* 18067 */ "CMPGU_EQ_QB_MM\000" |
| 8757 | /* 18082 */ "CMPU_EQ_QB_MM\000" |
| 8758 | /* 18096 */ "SUBU_S_QB_MM\000" |
| 8759 | /* 18109 */ "ADDU_S_QB_MM\000" |
| 8760 | /* 18122 */ "CMPGU_LT_QB_MM\000" |
| 8761 | /* 18137 */ "CMPU_LT_QB_MM\000" |
| 8762 | /* 18151 */ "SUBU_QB_MM\000" |
| 8763 | /* 18162 */ "ADDU_QB_MM\000" |
| 8764 | /* 18173 */ "SHLLV_QB_MM\000" |
| 8765 | /* 18185 */ "REPLV_QB_MM\000" |
| 8766 | /* 18197 */ "SHRLV_QB_MM\000" |
| 8767 | /* 18209 */ "RADDU_W_QB_MM\000" |
| 8768 | /* 18223 */ "SB_MM\000" |
| 8769 | /* 18229 */ "MODSUB_MM\000" |
| 8770 | /* 18239 */ "PseudoMSUB_MM\000" |
| 8771 | /* 18253 */ "SYNC_MM\000" |
| 8772 | /* 18261 */ "ADDIUPC_MM\000" |
| 8773 | /* 18272 */ "ADDSC_MM\000" |
| 8774 | /* 18281 */ "ADDWC_MM\000" |
| 8775 | /* 18290 */ "BNEZC_MM\000" |
| 8776 | /* 18299 */ "BEQZC_MM\000" |
| 8777 | /* 18308 */ "PseudoMADD_MM\000" |
| 8778 | /* 18322 */ "AND_MM\000" |
| 8779 | /* 18329 */ "LBE_MM\000" |
| 8780 | /* 18336 */ "SBE_MM\000" |
| 8781 | /* 18343 */ "SCE_MM\000" |
| 8782 | /* 18350 */ "CACHEE_MM\000" |
| 8783 | /* 18360 */ "PREFE_MM\000" |
| 8784 | /* 18369 */ "TGE_MM\000" |
| 8785 | /* 18376 */ "CACHE_MM\000" |
| 8786 | /* 18385 */ "LHE_MM\000" |
| 8787 | /* 18392 */ "SHE_MM\000" |
| 8788 | /* 18399 */ "LLE_MM\000" |
| 8789 | /* 18406 */ "LWLE_MM\000" |
| 8790 | /* 18414 */ "SWLE_MM\000" |
| 8791 | /* 18422 */ "BNE_MM\000" |
| 8792 | /* 18429 */ "TNE_MM\000" |
| 8793 | /* 18436 */ "LWRE_MM\000" |
| 8794 | /* 18444 */ "SWRE_MM\000" |
| 8795 | /* 18452 */ "PAUSE_MM\000" |
| 8796 | /* 18461 */ "LWE_MM\000" |
| 8797 | /* 18468 */ "SWE_MM\000" |
| 8798 | /* 18475 */ "LBuE_MM\000" |
| 8799 | /* 18483 */ "LHuE_MM\000" |
| 8800 | /* 18491 */ "BC1F_MM\000" |
| 8801 | /* 18499 */ "PREF_MM\000" |
| 8802 | /* 18507 */ "TLBGINVF_MM\000" |
| 8803 | /* 18519 */ "TAILCALLREG_MM\000" |
| 8804 | /* 18534 */ "WSBH_MM\000" |
| 8805 | /* 18542 */ "SEH_MM\000" |
| 8806 | /* 18549 */ "LH_MM\000" |
| 8807 | /* 18555 */ "SHRA_PH_MM\000" |
| 8808 | /* 18566 */ "PRECRQ_QB_PH_MM\000" |
| 8809 | /* 18582 */ "PRECRQU_S_QB_PH_MM\000" |
| 8810 | /* 18601 */ "CMP_LE_PH_MM\000" |
| 8811 | /* 18614 */ "PICK_PH_MM\000" |
| 8812 | /* 18625 */ "SHLL_PH_MM\000" |
| 8813 | /* 18636 */ "REPL_PH_MM\000" |
| 8814 | /* 18647 */ "PACKRL_PH_MM\000" |
| 8815 | /* 18660 */ "SUBQ_PH_MM\000" |
| 8816 | /* 18671 */ "ADDQ_PH_MM\000" |
| 8817 | /* 18682 */ "CMP_EQ_PH_MM\000" |
| 8818 | /* 18695 */ "SHRA_R_PH_MM\000" |
| 8819 | /* 18708 */ "SHRAV_R_PH_MM\000" |
| 8820 | /* 18722 */ "MULQ_RS_PH_MM\000" |
| 8821 | /* 18736 */ "SHLL_S_PH_MM\000" |
| 8822 | /* 18749 */ "SUBQ_S_PH_MM\000" |
| 8823 | /* 18762 */ "ADDQ_S_PH_MM\000" |
| 8824 | /* 18775 */ "ABSQ_S_PH_MM\000" |
| 8825 | /* 18788 */ "SHLLV_S_PH_MM\000" |
| 8826 | /* 18802 */ "CMP_LT_PH_MM\000" |
| 8827 | /* 18815 */ "SHRAV_PH_MM\000" |
| 8828 | /* 18827 */ "SHLLV_PH_MM\000" |
| 8829 | /* 18839 */ "REPLV_PH_MM\000" |
| 8830 | /* 18851 */ "DPAQ_S_W_PH_MM\000" |
| 8831 | /* 18866 */ "MULSAQ_S_W_PH_MM\000" |
| 8832 | /* 18883 */ "DPSQ_S_W_PH_MM\000" |
| 8833 | /* 18898 */ "SH_MM\000" |
| 8834 | /* 18904 */ "EXTR_S_H_MM\000" |
| 8835 | /* 18916 */ "EXTRV_S_H_MM\000" |
| 8836 | /* 18929 */ "SYNCI_MM\000" |
| 8837 | /* 18938 */ "DI_MM\000" |
| 8838 | /* 18944 */ "TGEI_MM\000" |
| 8839 | /* 18952 */ "TNEI_MM\000" |
| 8840 | /* 18960 */ "PseudoMFHI_MM\000" |
| 8841 | /* 18974 */ "PseudoMTLOHI_MM\000" |
| 8842 | /* 18990 */ "MTHI_MM\000" |
| 8843 | /* 18998 */ "TEQI_MM\000" |
| 8844 | /* 19006 */ "TLTI_MM\000" |
| 8845 | /* 19014 */ "TLBWI_MM\000" |
| 8846 | /* 19023 */ "TLBGWI_MM\000" |
| 8847 | /* 19033 */ "MOVF_I_MM\000" |
| 8848 | /* 19043 */ "MOVN_I_MM\000" |
| 8849 | /* 19053 */ "MOVT_I_MM\000" |
| 8850 | /* 19063 */ "MOVZ_I_MM\000" |
| 8851 | /* 19073 */ "J_MM\000" |
| 8852 | /* 19078 */ "BREAK_MM\000" |
| 8853 | /* 19087 */ "JAL_MM\000" |
| 8854 | /* 19094 */ "BGEZAL_MM\000" |
| 8855 | /* 19104 */ "BLTZAL_MM\000" |
| 8856 | /* 19114 */ "MULEU_S_PH_QBL_MM\000" |
| 8857 | /* 19132 */ "PRECEU_PH_QBL_MM\000" |
| 8858 | /* 19149 */ "PRECEQU_PH_QBL_MM\000" |
| 8859 | /* 19167 */ "DPAU_H_QBL_MM\000" |
| 8860 | /* 19181 */ "DPSU_H_QBL_MM\000" |
| 8861 | /* 19195 */ "MAQ_SA_W_PHL_MM\000" |
| 8862 | /* 19211 */ "PRECEQ_W_PHL_MM\000" |
| 8863 | /* 19227 */ "MAQ_S_W_PHL_MM\000" |
| 8864 | /* 19242 */ "MULEQ_S_W_PHL_MM\000" |
| 8865 | /* 19259 */ "TAILCALL_MM\000" |
| 8866 | /* 19271 */ "HYPCALL_MM\000" |
| 8867 | /* 19282 */ "SYSCALL_MM\000" |
| 8868 | /* 19293 */ "SLL_MM\000" |
| 8869 | /* 19300 */ "SRL_MM\000" |
| 8870 | /* 19307 */ "MUL_MM\000" |
| 8871 | /* 19314 */ "LWL_MM\000" |
| 8872 | /* 19321 */ "SWL_MM\000" |
| 8873 | /* 19328 */ "LWM_MM\000" |
| 8874 | /* 19335 */ "SWM_MM\000" |
| 8875 | /* 19342 */ "CLO_MM\000" |
| 8876 | /* 19349 */ "PseudoMFLO_MM\000" |
| 8877 | /* 19363 */ "SHILO_MM\000" |
| 8878 | /* 19372 */ "MTLO_MM\000" |
| 8879 | /* 19380 */ "TRAP_MM\000" |
| 8880 | /* 19388 */ "SDBBP_MM\000" |
| 8881 | /* 19397 */ "TLBP_MM\000" |
| 8882 | /* 19405 */ "EXTPDP_MM\000" |
| 8883 | /* 19415 */ "MOVEP_MM\000" |
| 8884 | /* 19424 */ "TLBGP_MM\000" |
| 8885 | /* 19433 */ "LWGP_MM\000" |
| 8886 | /* 19441 */ "MTHLIP_MM\000" |
| 8887 | /* 19451 */ "SSNOP_MM\000" |
| 8888 | /* 19460 */ "ADDIUR1SP_MM\000" |
| 8889 | /* 19473 */ "RDDSP_MM\000" |
| 8890 | /* 19482 */ "WRDSP_MM\000" |
| 8891 | /* 19491 */ "LWDSP_MM\000" |
| 8892 | /* 19500 */ "SWDSP_MM\000" |
| 8893 | /* 19509 */ "MSUB_DSP_MM\000" |
| 8894 | /* 19521 */ "MADD_DSP_MM\000" |
| 8895 | /* 19533 */ "MFHI_DSP_MM\000" |
| 8896 | /* 19545 */ "MTHI_DSP_MM\000" |
| 8897 | /* 19557 */ "MFLO_DSP_MM\000" |
| 8898 | /* 19569 */ "MTLO_DSP_MM\000" |
| 8899 | /* 19581 */ "MULT_DSP_MM\000" |
| 8900 | /* 19593 */ "MSUBU_DSP_MM\000" |
| 8901 | /* 19606 */ "MADDU_DSP_MM\000" |
| 8902 | /* 19619 */ "MULTU_DSP_MM\000" |
| 8903 | /* 19632 */ "ADDIUSP_MM\000" |
| 8904 | /* 19643 */ "LWSP_MM\000" |
| 8905 | /* 19651 */ "SWSP_MM\000" |
| 8906 | /* 19659 */ "EXTP_MM\000" |
| 8907 | /* 19667 */ "LWP_MM\000" |
| 8908 | /* 19674 */ "SWP_MM\000" |
| 8909 | /* 19681 */ "BEQ_MM\000" |
| 8910 | /* 19688 */ "TEQ_MM\000" |
| 8911 | /* 19695 */ "TLBR_MM\000" |
| 8912 | /* 19703 */ "MULEU_S_PH_QBR_MM\000" |
| 8913 | /* 19721 */ "PRECEU_PH_QBR_MM\000" |
| 8914 | /* 19738 */ "PRECEQU_PH_QBR_MM\000" |
| 8915 | /* 19756 */ "DPAU_H_QBR_MM\000" |
| 8916 | /* 19770 */ "DPSU_H_QBR_MM\000" |
| 8917 | /* 19784 */ "BAL_BR_MM\000" |
| 8918 | /* 19794 */ "TLBGR_MM\000" |
| 8919 | /* 19803 */ "MAQ_SA_W_PHR_MM\000" |
| 8920 | /* 19819 */ "PRECEQ_W_PHR_MM\000" |
| 8921 | /* 19835 */ "MAQ_S_W_PHR_MM\000" |
| 8922 | /* 19850 */ "MULEQ_S_W_PHR_MM\000" |
| 8923 | /* 19867 */ "JR_MM\000" |
| 8924 | /* 19873 */ "JALR_MM\000" |
| 8925 | /* 19881 */ "NOR_MM\000" |
| 8926 | /* 19888 */ "XOR_MM\000" |
| 8927 | /* 19895 */ "ROTR_MM\000" |
| 8928 | /* 19903 */ "TLBWR_MM\000" |
| 8929 | /* 19912 */ "TLBGWR_MM\000" |
| 8930 | /* 19922 */ "RDHWR_MM\000" |
| 8931 | /* 19931 */ "LWR_MM\000" |
| 8932 | /* 19938 */ "SWR_MM\000" |
| 8933 | /* 19945 */ "JALS_MM\000" |
| 8934 | /* 19953 */ "BGEZALS_MM\000" |
| 8935 | /* 19964 */ "BLTZALS_MM\000" |
| 8936 | /* 19975 */ "INS_MM\000" |
| 8937 | /* 19982 */ "JALRS_MM\000" |
| 8938 | /* 19991 */ "LWXS_MM\000" |
| 8939 | /* 19999 */ "CVT_D32_S_MM\000" |
| 8940 | /* 20012 */ "CVT_D64_S_MM\000" |
| 8941 | /* 20025 */ "FSUB_S_MM\000" |
| 8942 | /* 20035 */ "NMSUB_S_MM\000" |
| 8943 | /* 20046 */ "FADD_S_MM\000" |
| 8944 | /* 20056 */ "NMADD_S_MM\000" |
| 8945 | /* 20067 */ "C_NGE_S_MM\000" |
| 8946 | /* 20078 */ "C_NGLE_S_MM\000" |
| 8947 | /* 20090 */ "C_OLE_S_MM\000" |
| 8948 | /* 20101 */ "C_ULE_S_MM\000" |
| 8949 | /* 20112 */ "C_LE_S_MM\000" |
| 8950 | /* 20122 */ "C_SF_S_MM\000" |
| 8951 | /* 20132 */ "MOVF_S_MM\000" |
| 8952 | /* 20142 */ "C_F_S_MM\000" |
| 8953 | /* 20151 */ "FNEG_S_MM\000" |
| 8954 | /* 20161 */ "MOVN_I_S_MM\000" |
| 8955 | /* 20173 */ "MOVZ_I_S_MM\000" |
| 8956 | /* 20185 */ "C_NGL_S_MM\000" |
| 8957 | /* 20196 */ "FMUL_S_MM\000" |
| 8958 | /* 20206 */ "CVT_L_S_MM\000" |
| 8959 | /* 20217 */ "C_UN_S_MM\000" |
| 8960 | /* 20227 */ "RECIP_S_MM\000" |
| 8961 | /* 20238 */ "C_SEQ_S_MM\000" |
| 8962 | /* 20249 */ "C_UEQ_S_MM\000" |
| 8963 | /* 20260 */ "C_EQ_S_MM\000" |
| 8964 | /* 20270 */ "FABS_S_MM\000" |
| 8965 | /* 20280 */ "C_NGT_S_MM\000" |
| 8966 | /* 20291 */ "C_OLT_S_MM\000" |
| 8967 | /* 20302 */ "C_ULT_S_MM\000" |
| 8968 | /* 20313 */ "C_LT_S_MM\000" |
| 8969 | /* 20323 */ "FSQRT_S_MM\000" |
| 8970 | /* 20334 */ "RSQRT_S_MM\000" |
| 8971 | /* 20345 */ "MOVT_S_MM\000" |
| 8972 | /* 20355 */ "FDIV_S_MM\000" |
| 8973 | /* 20365 */ "FMOV_S_MM\000" |
| 8974 | /* 20375 */ "TRUNC_W_S_MM\000" |
| 8975 | /* 20388 */ "ROUND_W_S_MM\000" |
| 8976 | /* 20401 */ "CEIL_W_S_MM\000" |
| 8977 | /* 20413 */ "FLOOR_W_S_MM\000" |
| 8978 | /* 20426 */ "CVT_W_S_MM\000" |
| 8979 | /* 20437 */ "BC1T_MM\000" |
| 8980 | /* 20445 */ "DERET_MM\000" |
| 8981 | /* 20454 */ "WAIT_MM\000" |
| 8982 | /* 20462 */ "SLT_MM\000" |
| 8983 | /* 20469 */ "TLT_MM\000" |
| 8984 | /* 20476 */ "PseudoMULT_MM\000" |
| 8985 | /* 20490 */ "EXT_MM\000" |
| 8986 | /* 20497 */ "PseudoMSUBU_MM\000" |
| 8987 | /* 20512 */ "PseudoMADDU_MM\000" |
| 8988 | /* 20527 */ "TGEU_MM\000" |
| 8989 | /* 20535 */ "TGEIU_MM\000" |
| 8990 | /* 20544 */ "TLTIU_MM\000" |
| 8991 | /* 20553 */ "TLTU_MM\000" |
| 8992 | /* 20561 */ "LWU_MM\000" |
| 8993 | /* 20568 */ "SRAV_MM\000" |
| 8994 | /* 20576 */ "BITREV_MM\000" |
| 8995 | /* 20586 */ "SDIV_MM\000" |
| 8996 | /* 20594 */ "UDIV_MM\000" |
| 8997 | /* 20602 */ "SLLV_MM\000" |
| 8998 | /* 20610 */ "SRLV_MM\000" |
| 8999 | /* 20618 */ "TLBGINV_MM\000" |
| 9000 | /* 20629 */ "SHILOV_MM\000" |
| 9001 | /* 20639 */ "EXTPDPV_MM\000" |
| 9002 | /* 20650 */ "EXTPV_MM\000" |
| 9003 | /* 20659 */ "ROTRV_MM\000" |
| 9004 | /* 20668 */ "INSV_MM\000" |
| 9005 | /* 20676 */ "LW_MM\000" |
| 9006 | /* 20682 */ "SW_MM\000" |
| 9007 | /* 20688 */ "CVT_D32_W_MM\000" |
| 9008 | /* 20701 */ "CVT_D64_W_MM\000" |
| 9009 | /* 20714 */ "TRUNC_W_MM\000" |
| 9010 | /* 20725 */ "ROUND_W_MM\000" |
| 9011 | /* 20736 */ "PRECRQ_PH_W_MM\000" |
| 9012 | /* 20751 */ "PRECRQ_RS_PH_W_MM\000" |
| 9013 | /* 20769 */ "CEIL_W_MM\000" |
| 9014 | /* 20779 */ "DPAQ_SA_L_W_MM\000" |
| 9015 | /* 20794 */ "DPSQ_SA_L_W_MM\000" |
| 9016 | /* 20809 */ "FLOOR_W_MM\000" |
| 9017 | /* 20820 */ "EXTR_W_MM\000" |
| 9018 | /* 20830 */ "SHRA_R_W_MM\000" |
| 9019 | /* 20842 */ "EXTR_R_W_MM\000" |
| 9020 | /* 20854 */ "SHRAV_R_W_MM\000" |
| 9021 | /* 20867 */ "EXTRV_R_W_MM\000" |
| 9022 | /* 20880 */ "EXTR_RS_W_MM\000" |
| 9023 | /* 20893 */ "EXTRV_RS_W_MM\000" |
| 9024 | /* 20907 */ "SHLL_S_W_MM\000" |
| 9025 | /* 20919 */ "SUBQ_S_W_MM\000" |
| 9026 | /* 20931 */ "ADDQ_S_W_MM\000" |
| 9027 | /* 20943 */ "ABSQ_S_W_MM\000" |
| 9028 | /* 20955 */ "CVT_S_W_MM\000" |
| 9029 | /* 20966 */ "SHLLV_S_W_MM\000" |
| 9030 | /* 20979 */ "EXTRV_W_MM\000" |
| 9031 | /* 20990 */ "PREFX_MM\000" |
| 9032 | /* 20999 */ "LHX_MM\000" |
| 9033 | /* 21006 */ "JALX_MM\000" |
| 9034 | /* 21014 */ "LBUX_MM\000" |
| 9035 | /* 21022 */ "LWX_MM\000" |
| 9036 | /* 21029 */ "BGEZ_MM\000" |
| 9037 | /* 21037 */ "BLEZ_MM\000" |
| 9038 | /* 21045 */ "CLZ_MM\000" |
| 9039 | /* 21052 */ "BGTZ_MM\000" |
| 9040 | /* 21060 */ "BLTZ_MM\000" |
| 9041 | /* 21068 */ "PseudoIndirectBranch_MM\000" |
| 9042 | /* 21092 */ "ADDi_MM\000" |
| 9043 | /* 21100 */ "ANDi_MM\000" |
| 9044 | /* 21108 */ "XORi_MM\000" |
| 9045 | /* 21116 */ "SLTi_MM\000" |
| 9046 | /* 21124 */ "LUi_MM\000" |
| 9047 | /* 21131 */ "LBu_MM\000" |
| 9048 | /* 21138 */ "SUBu_MM\000" |
| 9049 | /* 21146 */ "ADDu_MM\000" |
| 9050 | /* 21154 */ "LHu_MM\000" |
| 9051 | /* 21161 */ "SLTu_MM\000" |
| 9052 | /* 21169 */ "PseudoMULTu_MM\000" |
| 9053 | /* 21184 */ "LEA_ADDiu_MM\000" |
| 9054 | /* 21197 */ "SLTiu_MM\000" |
| 9055 | /* 21206 */ "INLINEASM\000" |
| 9056 | /* 21216 */ "DINSM\000" |
| 9057 | /* 21222 */ "DEXTM\000" |
| 9058 | /* 21228 */ "G_VECREDUCE_FMINIMUM\000" |
| 9059 | /* 21249 */ "G_FMINIMUM\000" |
| 9060 | /* 21260 */ "G_ATOMICRMW_FMINIMUM\000" |
| 9061 | /* 21281 */ "G_VECREDUCE_FMAXIMUM\000" |
| 9062 | /* 21302 */ "G_FMAXIMUM\000" |
| 9063 | /* 21313 */ "G_ATOMICRMW_FMAXIMUM\000" |
| 9064 | /* 21334 */ "G_FMINIMUMNUM\000" |
| 9065 | /* 21348 */ "G_ATOMICRMW_FMINIMUMNUM\000" |
| 9066 | /* 21372 */ "G_FMAXIMUMNUM\000" |
| 9067 | /* 21386 */ "G_ATOMICRMW_FMAXIMUMNUM\000" |
| 9068 | /* 21410 */ "G_FMINNUM\000" |
| 9069 | /* 21420 */ "G_FMAXNUM\000" |
| 9070 | /* 21430 */ "G_FATAN\000" |
| 9071 | /* 21438 */ "G_FTAN\000" |
| 9072 | /* 21445 */ "G_INTRINSIC_ROUNDEVEN\000" |
| 9073 | /* 21467 */ "BALIGN\000" |
| 9074 | /* 21474 */ "DALIGN\000" |
| 9075 | /* 21481 */ "G_ASSERT_ALIGN\000" |
| 9076 | /* 21496 */ "G_FCOPYSIGN\000" |
| 9077 | /* 21508 */ "G_VECREDUCE_FMIN\000" |
| 9078 | /* 21525 */ "G_ATOMICRMW_FMIN\000" |
| 9079 | /* 21542 */ "G_VECREDUCE_SMIN\000" |
| 9080 | /* 21559 */ "G_SMIN\000" |
| 9081 | /* 21566 */ "G_VECREDUCE_UMIN\000" |
| 9082 | /* 21583 */ "G_UMIN\000" |
| 9083 | /* 21590 */ "G_ATOMICRMW_UMIN\000" |
| 9084 | /* 21607 */ "G_ATOMICRMW_MIN\000" |
| 9085 | /* 21623 */ "G_FASIN\000" |
| 9086 | /* 21631 */ "G_FSIN\000" |
| 9087 | /* 21638 */ "DMFC2_OCTEON\000" |
| 9088 | /* 21651 */ "DMTC2_OCTEON\000" |
| 9089 | /* 21664 */ "CFI_INSTRUCTION\000" |
| 9090 | /* 21680 */ "G_CTLZ_ZERO_POISON\000" |
| 9091 | /* 21699 */ "G_CTTZ_ZERO_POISON\000" |
| 9092 | /* 21718 */ "ADJCALLSTACKDOWN\000" |
| 9093 | /* 21735 */ "G_SSUBO\000" |
| 9094 | /* 21743 */ "G_USUBO\000" |
| 9095 | /* 21751 */ "G_SADDO\000" |
| 9096 | /* 21759 */ "G_UADDO\000" |
| 9097 | /* 21767 */ "FEXP2_D_1_PSEUDO\000" |
| 9098 | /* 21784 */ "FEXP2_W_1_PSEUDO\000" |
| 9099 | /* 21801 */ "BPOSGE32_PSEUDO\000" |
| 9100 | /* 21817 */ "INSERT_B_VIDX64_PSEUDO\000" |
| 9101 | /* 21840 */ "INSERT_FD_VIDX64_PSEUDO\000" |
| 9102 | /* 21864 */ "INSERT_D_VIDX64_PSEUDO\000" |
| 9103 | /* 21887 */ "INSERT_H_VIDX64_PSEUDO\000" |
| 9104 | /* 21910 */ "INSERT_FW_VIDX64_PSEUDO\000" |
| 9105 | /* 21934 */ "INSERT_W_VIDX64_PSEUDO\000" |
| 9106 | /* 21957 */ "SNZ_B_PSEUDO\000" |
| 9107 | /* 21970 */ "SZ_B_PSEUDO\000" |
| 9108 | /* 21982 */ "BSEL_FD_PSEUDO\000" |
| 9109 | /* 21997 */ "FILL_FD_PSEUDO\000" |
| 9110 | /* 22012 */ "INSERT_FD_PSEUDO\000" |
| 9111 | /* 22029 */ "COPY_FD_PSEUDO\000" |
| 9112 | /* 22044 */ "BSEL_D_PSEUDO\000" |
| 9113 | /* 22058 */ "AND_V_D_PSEUDO\000" |
| 9114 | /* 22073 */ "NOR_V_D_PSEUDO\000" |
| 9115 | /* 22088 */ "XOR_V_D_PSEUDO\000" |
| 9116 | /* 22103 */ "SNZ_D_PSEUDO\000" |
| 9117 | /* 22116 */ "SZ_D_PSEUDO\000" |
| 9118 | /* 22128 */ "BSEL_H_PSEUDO\000" |
| 9119 | /* 22142 */ "AND_V_H_PSEUDO\000" |
| 9120 | /* 22157 */ "NOR_V_H_PSEUDO\000" |
| 9121 | /* 22172 */ "XOR_V_H_PSEUDO\000" |
| 9122 | /* 22187 */ "SNZ_H_PSEUDO\000" |
| 9123 | /* 22200 */ "SZ_H_PSEUDO\000" |
| 9124 | /* 22212 */ "SNZ_V_PSEUDO\000" |
| 9125 | /* 22225 */ "SZ_V_PSEUDO\000" |
| 9126 | /* 22237 */ "BSEL_FW_PSEUDO\000" |
| 9127 | /* 22252 */ "FILL_FW_PSEUDO\000" |
| 9128 | /* 22267 */ "INSERT_FW_PSEUDO\000" |
| 9129 | /* 22284 */ "COPY_FW_PSEUDO\000" |
| 9130 | /* 22299 */ "BSEL_W_PSEUDO\000" |
| 9131 | /* 22313 */ "AND_V_W_PSEUDO\000" |
| 9132 | /* 22328 */ "NOR_V_W_PSEUDO\000" |
| 9133 | /* 22343 */ "XOR_V_W_PSEUDO\000" |
| 9134 | /* 22358 */ "SNZ_W_PSEUDO\000" |
| 9135 | /* 22371 */ "SZ_W_PSEUDO\000" |
| 9136 | /* 22383 */ "INSERT_B_VIDX_PSEUDO\000" |
| 9137 | /* 22404 */ "INSERT_FD_VIDX_PSEUDO\000" |
| 9138 | /* 22426 */ "INSERT_D_VIDX_PSEUDO\000" |
| 9139 | /* 22447 */ "INSERT_H_VIDX_PSEUDO\000" |
| 9140 | /* 22468 */ "INSERT_FW_VIDX_PSEUDO\000" |
| 9141 | /* 22490 */ "INSERT_W_VIDX_PSEUDO\000" |
| 9142 | /* 22511 */ "JUMP_TABLE_DEBUG_INFO\000" |
| 9143 | /* 22533 */ "DCLO\000" |
| 9144 | /* 22538 */ "PseudoMFLO\000" |
| 9145 | /* 22549 */ "SHILO\000" |
| 9146 | /* 22555 */ "MFTLO\000" |
| 9147 | /* 22561 */ "MTLO\000" |
| 9148 | /* 22566 */ "MTTLO\000" |
| 9149 | /* 22572 */ "G_SMULO\000" |
| 9150 | /* 22580 */ "G_UMULO\000" |
| 9151 | /* 22588 */ "G_BZERO\000" |
| 9152 | /* 22596 */ "STACKMAP\000" |
| 9153 | /* 22605 */ "G_DEBUGTRAP\000" |
| 9154 | /* 22617 */ "G_UBSANTRAP\000" |
| 9155 | /* 22629 */ "G_TRAP\000" |
| 9156 | /* 22636 */ "G_ATOMICRMW_UDEC_WRAP\000" |
| 9157 | /* 22658 */ "G_ATOMICRMW_UINC_WRAP\000" |
| 9158 | /* 22680 */ "G_BSWAP\000" |
| 9159 | /* 22688 */ "DBITSWAP\000" |
| 9160 | /* 22697 */ "SDBBP\000" |
| 9161 | /* 22703 */ "TLBP\000" |
| 9162 | /* 22708 */ "EXTPDP\000" |
| 9163 | /* 22715 */ "G_SITOFP\000" |
| 9164 | /* 22724 */ "G_UITOFP\000" |
| 9165 | /* 22733 */ "TLBGP\000" |
| 9166 | /* 22739 */ "MTHLIP\000" |
| 9167 | /* 22746 */ "G_FCMP\000" |
| 9168 | /* 22753 */ "G_STRICT_FCMP\000" |
| 9169 | /* 22767 */ "G_ICMP\000" |
| 9170 | /* 22774 */ "G_SCMP\000" |
| 9171 | /* 22781 */ "G_UCMP\000" |
| 9172 | /* 22788 */ "SSNOP\000" |
| 9173 | /* 22794 */ "CONVERGENCECTRL_LOOP\000" |
| 9174 | /* 22815 */ "DPOP\000" |
| 9175 | /* 22820 */ "G_CTPOP\000" |
| 9176 | /* 22828 */ "PATCHABLE_OP\000" |
| 9177 | /* 22841 */ "FAULTING_OP\000" |
| 9178 | /* 22853 */ "LOAD_ACC64DSP\000" |
| 9179 | /* 22867 */ "STORE_ACC64DSP\000" |
| 9180 | /* 22882 */ "RDDSP\000" |
| 9181 | /* 22888 */ "WRDSP\000" |
| 9182 | /* 22894 */ "MFTDSP\000" |
| 9183 | /* 22901 */ "MTTDSP\000" |
| 9184 | /* 22908 */ "LWDSP\000" |
| 9185 | /* 22914 */ "SWDSP\000" |
| 9186 | /* 22920 */ "MSUB_DSP\000" |
| 9187 | /* 22929 */ "MADD_DSP\000" |
| 9188 | /* 22938 */ "LOAD_CCOND_DSP\000" |
| 9189 | /* 22953 */ "STORE_CCOND_DSP\000" |
| 9190 | /* 22969 */ "MFHI_DSP\000" |
| 9191 | /* 22978 */ "PseudoMTLOHI_DSP\000" |
| 9192 | /* 22995 */ "MTHI_DSP\000" |
| 9193 | /* 23004 */ "MFLO_DSP\000" |
| 9194 | /* 23013 */ "MTLO_DSP\000" |
| 9195 | /* 23022 */ "MULT_DSP\000" |
| 9196 | /* 23031 */ "MSUBU_DSP\000" |
| 9197 | /* 23041 */ "MADDU_DSP\000" |
| 9198 | /* 23051 */ "MULTU_DSP\000" |
| 9199 | /* 23061 */ "JRADDIUSP\000" |
| 9200 | /* 23071 */ "EXTP\000" |
| 9201 | /* 23076 */ "ADJCALLSTACKUP\000" |
| 9202 | /* 23091 */ "PREALLOCATED_SETUP\000" |
| 9203 | /* 23110 */ "DVP\000" |
| 9204 | /* 23114 */ "EVP\000" |
| 9205 | /* 23118 */ "G_FLDEXP\000" |
| 9206 | /* 23127 */ "G_STRICT_FLDEXP\000" |
| 9207 | /* 23143 */ "G_FEXP\000" |
| 9208 | /* 23150 */ "G_FFREXP\000" |
| 9209 | /* 23159 */ "BEQ\000" |
| 9210 | /* 23163 */ "SEQ\000" |
| 9211 | /* 23167 */ "TEQ\000" |
| 9212 | /* 23171 */ "TLBR\000" |
| 9213 | /* 23176 */ "MULEU_S_PH_QBR\000" |
| 9214 | /* 23191 */ "PRECEU_PH_QBR\000" |
| 9215 | /* 23205 */ "PRECEQU_PH_QBR\000" |
| 9216 | /* 23220 */ "DPAU_H_QBR\000" |
| 9217 | /* 23231 */ "DPSU_H_QBR\000" |
| 9218 | /* 23242 */ "G_BR\000" |
| 9219 | /* 23247 */ "BAL_BR\000" |
| 9220 | /* 23254 */ "INLINEASM_BR\000" |
| 9221 | /* 23267 */ "G_BLOCK_ADDR\000" |
| 9222 | /* 23280 */ "LDR\000" |
| 9223 | /* 23284 */ "SDR\000" |
| 9224 | /* 23288 */ "MEMBARRIER\000" |
| 9225 | /* 23299 */ "G_CONSTANT_FOLD_BARRIER\000" |
| 9226 | /* 23323 */ "PATCHABLE_FUNCTION_ENTER\000" |
| 9227 | /* 23348 */ "G_READCYCLECOUNTER\000" |
| 9228 | /* 23367 */ "G_READSTEADYCOUNTER\000" |
| 9229 | /* 23387 */ "G_READ_REGISTER\000" |
| 9230 | /* 23403 */ "G_WRITE_REGISTER\000" |
| 9231 | /* 23420 */ "TLBGR\000" |
| 9232 | /* 23426 */ "LoadImmDoubleFGR\000" |
| 9233 | /* 23443 */ "LoadImmSingleFGR\000" |
| 9234 | /* 23460 */ "MAQ_SA_W_PHR\000" |
| 9235 | /* 23473 */ "PRECEQ_W_PHR\000" |
| 9236 | /* 23486 */ "MAQ_S_W_PHR\000" |
| 9237 | /* 23498 */ "MULEQ_S_W_PHR\000" |
| 9238 | /* 23512 */ "G_ASHR\000" |
| 9239 | /* 23519 */ "G_FSHR\000" |
| 9240 | /* 23526 */ "G_LSHR\000" |
| 9241 | /* 23533 */ "JR\000" |
| 9242 | /* 23536 */ "JALR\000" |
| 9243 | /* 23541 */ "CONVERGENCECTRL_ANCHOR\000" |
| 9244 | /* 23564 */ "NOR\000" |
| 9245 | /* 23568 */ "G_FFLOOR\000" |
| 9246 | /* 23577 */ "G_SAVGFLOOR\000" |
| 9247 | /* 23589 */ "G_UAVGFLOOR\000" |
| 9248 | /* 23601 */ "DROR\000" |
| 9249 | /* 23606 */ "G_EXTRACT_SUBVECTOR\000" |
| 9250 | /* 23626 */ "G_INSERT_SUBVECTOR\000" |
| 9251 | /* 23645 */ "G_BUILD_VECTOR\000" |
| 9252 | /* 23660 */ "G_SHUFFLE_VECTOR\000" |
| 9253 | /* 23677 */ "G_STEP_VECTOR\000" |
| 9254 | /* 23691 */ "G_SPLAT_VECTOR\000" |
| 9255 | /* 23706 */ "G_VECREDUCE_XOR\000" |
| 9256 | /* 23722 */ "G_XOR\000" |
| 9257 | /* 23728 */ "G_ATOMICRMW_XOR\000" |
| 9258 | /* 23744 */ "G_VECREDUCE_OR\000" |
| 9259 | /* 23759 */ "G_OR\000" |
| 9260 | /* 23764 */ "G_ATOMICRMW_OR\000" |
| 9261 | /* 23779 */ "MFTGPR\000" |
| 9262 | /* 23786 */ "MTTGPR\000" |
| 9263 | /* 23793 */ "LoadImmDoubleGPR\000" |
| 9264 | /* 23810 */ "LoadImmSingleGPR\000" |
| 9265 | /* 23827 */ "MFTR\000" |
| 9266 | /* 23832 */ "DROTR\000" |
| 9267 | /* 23838 */ "G_ROTR\000" |
| 9268 | /* 23845 */ "G_INTTOPTR\000" |
| 9269 | /* 23856 */ "MTTR\000" |
| 9270 | /* 23861 */ "TLBWR\000" |
| 9271 | /* 23867 */ "TLBGWR\000" |
| 9272 | /* 23874 */ "RDHWR\000" |
| 9273 | /* 23880 */ "LWR\000" |
| 9274 | /* 23884 */ "SWR\000" |
| 9275 | /* 23888 */ "G_FABS\000" |
| 9276 | /* 23895 */ "G_ABS\000" |
| 9277 | /* 23901 */ "G_ABDS\000" |
| 9278 | /* 23908 */ "G_UNMERGE_VALUES\000" |
| 9279 | /* 23925 */ "G_MERGE_VALUES\000" |
| 9280 | /* 23940 */ "G_CTLS\000" |
| 9281 | /* 23947 */ "CINS\000" |
| 9282 | /* 23952 */ "DINS\000" |
| 9283 | /* 23957 */ "G_FACOS\000" |
| 9284 | /* 23965 */ "G_FCOS\000" |
| 9285 | /* 23972 */ "G_FSINCOS\000" |
| 9286 | /* 23982 */ "G_STRICT_FCMPS\000" |
| 9287 | /* 23997 */ "G_CONCAT_VECTORS\000" |
| 9288 | /* 24014 */ "COPY_TO_REGCLASS\000" |
| 9289 | /* 24031 */ "G_IS_FPCLASS\000" |
| 9290 | /* 24044 */ "G_ATOMIC_CMPXCHG_WITH_SUCCESS\000" |
| 9291 | /* 24074 */ "G_VECTOR_COMPRESS\000" |
| 9292 | /* 24092 */ "G_INTRINSIC_W_SIDE_EFFECTS\000" |
| 9293 | /* 24119 */ "G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS\000" |
| 9294 | /* 24157 */ "EXTS\000" |
| 9295 | /* 24162 */ "CVT_D32_S\000" |
| 9296 | /* 24172 */ "CVT_D64_S\000" |
| 9297 | /* 24182 */ "MOVN_I64_S\000" |
| 9298 | /* 24193 */ "MOVZ_I64_S\000" |
| 9299 | /* 24204 */ "MINA_S\000" |
| 9300 | /* 24211 */ "MAXA_S\000" |
| 9301 | /* 24218 */ "FSUB_S\000" |
| 9302 | /* 24225 */ "NMSUB_S\000" |
| 9303 | /* 24233 */ "FADD_S\000" |
| 9304 | /* 24240 */ "NMADD_S\000" |
| 9305 | /* 24248 */ "C_NGE_S\000" |
| 9306 | /* 24256 */ "C_NGLE_S\000" |
| 9307 | /* 24265 */ "C_OLE_S\000" |
| 9308 | /* 24273 */ "CMP_SLE_S\000" |
| 9309 | /* 24283 */ "CMP_SULE_S\000" |
| 9310 | /* 24294 */ "C_ULE_S\000" |
| 9311 | /* 24302 */ "CMP_ULE_S\000" |
| 9312 | /* 24312 */ "C_LE_S\000" |
| 9313 | /* 24319 */ "CMP_LE_S\000" |
| 9314 | /* 24328 */ "CMP_SAF_S\000" |
| 9315 | /* 24338 */ "MSUBF_S\000" |
| 9316 | /* 24346 */ "MADDF_S\000" |
| 9317 | /* 24354 */ "C_SF_S\000" |
| 9318 | /* 24361 */ "MOVF_S\000" |
| 9319 | /* 24368 */ "C_F_S\000" |
| 9320 | /* 24374 */ "PseudoSELECTFP_F_S\000" |
| 9321 | /* 24393 */ "CMP_F_S\000" |
| 9322 | /* 24401 */ "FNEG_S\000" |
| 9323 | /* 24408 */ "MOVN_I_S\000" |
| 9324 | /* 24417 */ "MOVZ_I_S\000" |
| 9325 | /* 24426 */ "SEL_S\000" |
| 9326 | /* 24432 */ "C_NGL_S\000" |
| 9327 | /* 24440 */ "FMUL_S\000" |
| 9328 | /* 24447 */ "TRUNC_L_S\000" |
| 9329 | /* 24457 */ "ROUND_L_S\000" |
| 9330 | /* 24467 */ "CEIL_L_S\000" |
| 9331 | /* 24476 */ "FLOOR_L_S\000" |
| 9332 | /* 24486 */ "CVT_L_S\000" |
| 9333 | /* 24494 */ "MIN_S\000" |
| 9334 | /* 24500 */ "CMP_SUN_S\000" |
| 9335 | /* 24510 */ "C_UN_S\000" |
| 9336 | /* 24517 */ "CMP_UN_S\000" |
| 9337 | /* 24526 */ "RECIP_S\000" |
| 9338 | /* 24534 */ "C_SEQ_S\000" |
| 9339 | /* 24542 */ "CMP_SEQ_S\000" |
| 9340 | /* 24552 */ "CMP_SUEQ_S\000" |
| 9341 | /* 24563 */ "C_UEQ_S\000" |
| 9342 | /* 24571 */ "CMP_UEQ_S\000" |
| 9343 | /* 24581 */ "C_EQ_S\000" |
| 9344 | /* 24588 */ "CMP_EQ_S\000" |
| 9345 | /* 24597 */ "FABS_S\000" |
| 9346 | /* 24604 */ "CLASS_S\000" |
| 9347 | /* 24612 */ "G_TRUNC_SSAT_S\000" |
| 9348 | /* 24627 */ "PseudoSELECT_S\000" |
| 9349 | /* 24642 */ "C_NGT_S\000" |
| 9350 | /* 24650 */ "C_OLT_S\000" |
| 9351 | /* 24658 */ "CMP_SLT_S\000" |
| 9352 | /* 24668 */ "CMP_SULT_S\000" |
| 9353 | /* 24679 */ "C_ULT_S\000" |
| 9354 | /* 24687 */ "CMP_ULT_S\000" |
| 9355 | /* 24697 */ "C_LT_S\000" |
| 9356 | /* 24704 */ "CMP_LT_S\000" |
| 9357 | /* 24713 */ "RINT_S\000" |
| 9358 | /* 24720 */ "FSQRT_S\000" |
| 9359 | /* 24728 */ "RSQRT_S\000" |
| 9360 | /* 24736 */ "MOVT_S\000" |
| 9361 | /* 24743 */ "PseudoSELECTFP_T_S\000" |
| 9362 | /* 24762 */ "FDIV_S\000" |
| 9363 | /* 24769 */ "FMOV_S\000" |
| 9364 | /* 24776 */ "PseudoTRUNC_W_S\000" |
| 9365 | /* 24792 */ "ROUND_W_S\000" |
| 9366 | /* 24802 */ "CEIL_W_S\000" |
| 9367 | /* 24811 */ "FLOOR_W_S\000" |
| 9368 | /* 24821 */ "CVT_W_S\000" |
| 9369 | /* 24829 */ "MAX_S\000" |
| 9370 | /* 24835 */ "SELNEZ_S\000" |
| 9371 | /* 24844 */ "SELEQZ_S\000" |
| 9372 | /* 24853 */ "BC1T\000" |
| 9373 | /* 24858 */ "G_SSUBSAT\000" |
| 9374 | /* 24868 */ "G_USUBSAT\000" |
| 9375 | /* 24878 */ "G_SADDSAT\000" |
| 9376 | /* 24888 */ "G_UADDSAT\000" |
| 9377 | /* 24898 */ "G_SSHLSAT\000" |
| 9378 | /* 24908 */ "G_USHLSAT\000" |
| 9379 | /* 24918 */ "G_SMULFIXSAT\000" |
| 9380 | /* 24931 */ "G_UMULFIXSAT\000" |
| 9381 | /* 24944 */ "G_SDIVFIXSAT\000" |
| 9382 | /* 24957 */ "G_UDIVFIXSAT\000" |
| 9383 | /* 24970 */ "G_ATOMICRMW_USUB_SAT\000" |
| 9384 | /* 24991 */ "G_FPTOSI_SAT\000" |
| 9385 | /* 25004 */ "G_FPTOUI_SAT\000" |
| 9386 | /* 25017 */ "G_EXTRACT\000" |
| 9387 | /* 25027 */ "G_SELECT\000" |
| 9388 | /* 25036 */ "G_BRINDIRECT\000" |
| 9389 | /* 25049 */ "DERET\000" |
| 9390 | /* 25055 */ "PATCHABLE_RET\000" |
| 9391 | /* 25069 */ "G_MEMSET\000" |
| 9392 | /* 25078 */ "BGT\000" |
| 9393 | /* 25082 */ "WAIT\000" |
| 9394 | /* 25087 */ "PATCHABLE_FUNCTION_EXIT\000" |
| 9395 | /* 25111 */ "G_BRJT\000" |
| 9396 | /* 25118 */ "BLT\000" |
| 9397 | /* 25122 */ "G_EXTRACT_VECTOR_ELT\000" |
| 9398 | /* 25143 */ "G_INSERT_VECTOR_ELT\000" |
| 9399 | /* 25163 */ "SLT\000" |
| 9400 | /* 25167 */ "TLT\000" |
| 9401 | /* 25171 */ "PseudoDMULT\000" |
| 9402 | /* 25183 */ "PseudoMULT\000" |
| 9403 | /* 25194 */ "DMT\000" |
| 9404 | /* 25198 */ "EMT\000" |
| 9405 | /* 25202 */ "G_FCONSTANT\000" |
| 9406 | /* 25214 */ "G_CONSTANT\000" |
| 9407 | /* 25225 */ "G_INTRINSIC_CONVERGENT\000" |
| 9408 | /* 25248 */ "STATEPOINT\000" |
| 9409 | /* 25259 */ "PATCHPOINT\000" |
| 9410 | /* 25270 */ "G_PTRTOINT\000" |
| 9411 | /* 25281 */ "G_FRINT\000" |
| 9412 | /* 25289 */ "G_INTRINSIC_LLRINT\000" |
| 9413 | /* 25308 */ "G_INTRINSIC_LRINT\000" |
| 9414 | /* 25326 */ "G_FNEARBYINT\000" |
| 9415 | /* 25339 */ "G_VASTART\000" |
| 9416 | /* 25349 */ "LIFETIME_START\000" |
| 9417 | /* 25364 */ "G_INVOKE_REGION_START\000" |
| 9418 | /* 25386 */ "G_INSERT\000" |
| 9419 | /* 25395 */ "G_FSQRT\000" |
| 9420 | /* 25403 */ "G_STRICT_FSQRT\000" |
| 9421 | /* 25418 */ "G_BITCAST\000" |
| 9422 | /* 25428 */ "G_ADDRSPACE_CAST\000" |
| 9423 | /* 25445 */ "DBG_VALUE_LIST\000" |
| 9424 | /* 25460 */ "GINVT\000" |
| 9425 | /* 25466 */ "DEXT\000" |
| 9426 | /* 25471 */ "G_FPEXT\000" |
| 9427 | /* 25479 */ "G_SEXT\000" |
| 9428 | /* 25486 */ "G_ASSERT_SEXT\000" |
| 9429 | /* 25500 */ "G_ANYEXT\000" |
| 9430 | /* 25509 */ "G_ZEXT\000" |
| 9431 | /* 25516 */ "G_ASSERT_ZEXT\000" |
| 9432 | /* 25530 */ "PseudoMSUBU\000" |
| 9433 | /* 25542 */ "G_ABDU\000" |
| 9434 | /* 25549 */ "PseudoMADDU\000" |
| 9435 | /* 25561 */ "DMODU\000" |
| 9436 | /* 25567 */ "BGEU\000" |
| 9437 | /* 25572 */ "SGEU\000" |
| 9438 | /* 25577 */ "TGEU\000" |
| 9439 | /* 25582 */ "BLEU\000" |
| 9440 | /* 25587 */ "SLEU\000" |
| 9441 | /* 25592 */ "DMUHU\000" |
| 9442 | /* 25598 */ "TGEIU\000" |
| 9443 | /* 25604 */ "TTLTIU\000" |
| 9444 | /* 25611 */ "V3MULU\000" |
| 9445 | /* 25618 */ "DMULU\000" |
| 9446 | /* 25624 */ "VMULU\000" |
| 9447 | /* 25630 */ "DINSU\000" |
| 9448 | /* 25636 */ "BGTU\000" |
| 9449 | /* 25641 */ "BLTU\000" |
| 9450 | /* 25646 */ "TLTU\000" |
| 9451 | /* 25651 */ "DEXTU\000" |
| 9452 | /* 25657 */ "DDIVU\000" |
| 9453 | /* 25663 */ "G_TRUNC_SSAT_U\000" |
| 9454 | /* 25678 */ "G_TRUNC_USAT_U\000" |
| 9455 | /* 25693 */ "DSRAV\000" |
| 9456 | /* 25699 */ "BITREV\000" |
| 9457 | /* 25706 */ "DDIV\000" |
| 9458 | /* 25711 */ "G_FDIV\000" |
| 9459 | /* 25718 */ "G_STRICT_FDIV\000" |
| 9460 | /* 25732 */ "PseudoDSDIV\000" |
| 9461 | /* 25744 */ "G_SDIV\000" |
| 9462 | /* 25751 */ "PseudoSDIV\000" |
| 9463 | /* 25762 */ "PseudoDUDIV\000" |
| 9464 | /* 25774 */ "G_UDIV\000" |
| 9465 | /* 25781 */ "PseudoUDIV\000" |
| 9466 | /* 25792 */ "DSLLV\000" |
| 9467 | /* 25798 */ "DSRLV\000" |
| 9468 | /* 25804 */ "G_GET_FPENV\000" |
| 9469 | /* 25816 */ "G_RESET_FPENV\000" |
| 9470 | /* 25830 */ "G_SET_FPENV\000" |
| 9471 | /* 25842 */ "TLBINV\000" |
| 9472 | /* 25849 */ "TLBGINV\000" |
| 9473 | /* 25857 */ "SHILOV\000" |
| 9474 | /* 25864 */ "EXTPDPV\000" |
| 9475 | /* 25872 */ "EXTPV\000" |
| 9476 | /* 25878 */ "DROTRV\000" |
| 9477 | /* 25885 */ "INSV\000" |
| 9478 | /* 25890 */ "AND_V\000" |
| 9479 | /* 25896 */ "MOVE_V\000" |
| 9480 | /* 25903 */ "BSEL_V\000" |
| 9481 | /* 25910 */ "NOR_V\000" |
| 9482 | /* 25916 */ "XOR_V\000" |
| 9483 | /* 25922 */ "BZ_V\000" |
| 9484 | /* 25927 */ "BMZ_V\000" |
| 9485 | /* 25933 */ "BNZ_V\000" |
| 9486 | /* 25939 */ "BMNZ_V\000" |
| 9487 | /* 25946 */ "CRC32W\000" |
| 9488 | /* 25953 */ "CRC32CW\000" |
| 9489 | /* 25961 */ "LW\000" |
| 9490 | /* 25964 */ "G_FPOW\000" |
| 9491 | /* 25971 */ "SW\000" |
| 9492 | /* 25974 */ "PseudoCVT_D32_W\000" |
| 9493 | /* 25990 */ "FLOG2_W\000" |
| 9494 | /* 25998 */ "FEXP2_W\000" |
| 9495 | /* 26006 */ "PseudoCVT_D64_W\000" |
| 9496 | /* 26022 */ "SRA_W\000" |
| 9497 | /* 26028 */ "ADD_A_W\000" |
| 9498 | /* 26036 */ "FMIN_A_W\000" |
| 9499 | /* 26045 */ "ADDS_A_W\000" |
| 9500 | /* 26054 */ "FMAX_A_W\000" |
| 9501 | /* 26063 */ "FSUB_W\000" |
| 9502 | /* 26070 */ "FMSUB_W\000" |
| 9503 | /* 26078 */ "NLOC_W\000" |
| 9504 | /* 26085 */ "NLZC_W\000" |
| 9505 | /* 26092 */ "FADD_W\000" |
| 9506 | /* 26099 */ "FMADD_W\000" |
| 9507 | /* 26107 */ "SLD_W\000" |
| 9508 | /* 26113 */ "PCKOD_W\000" |
| 9509 | /* 26121 */ "ILVOD_W\000" |
| 9510 | /* 26129 */ "FCLE_W\000" |
| 9511 | /* 26136 */ "FSLE_W\000" |
| 9512 | /* 26143 */ "FCULE_W\000" |
| 9513 | /* 26151 */ "FSULE_W\000" |
| 9514 | /* 26159 */ "FCNE_W\000" |
| 9515 | /* 26166 */ "FSNE_W\000" |
| 9516 | /* 26173 */ "FCUNE_W\000" |
| 9517 | /* 26181 */ "FSUNE_W\000" |
| 9518 | /* 26189 */ "INSVE_W\000" |
| 9519 | /* 26197 */ "FCAF_W\000" |
| 9520 | /* 26204 */ "FSAF_W\000" |
| 9521 | /* 26211 */ "VSHF_W\000" |
| 9522 | /* 26218 */ "BNEG_W\000" |
| 9523 | /* 26225 */ "PRECR_SRA_PH_W\000" |
| 9524 | /* 26240 */ "PRECRQ_PH_W\000" |
| 9525 | /* 26252 */ "PRECR_SRA_R_PH_W\000" |
| 9526 | /* 26269 */ "PRECRQ_RS_PH_W\000" |
| 9527 | /* 26284 */ "SUBQH_W\000" |
| 9528 | /* 26292 */ "ADDQH_W\000" |
| 9529 | /* 26300 */ "SRAI_W\000" |
| 9530 | /* 26307 */ "SLDI_W\000" |
| 9531 | /* 26314 */ "BNEGI_W\000" |
| 9532 | /* 26322 */ "SLLI_W\000" |
| 9533 | /* 26329 */ "SRLI_W\000" |
| 9534 | /* 26336 */ "BINSLI_W\000" |
| 9535 | /* 26345 */ "CEQI_W\000" |
| 9536 | /* 26352 */ "SRARI_W\000" |
| 9537 | /* 26360 */ "BCLRI_W\000" |
| 9538 | /* 26368 */ "SRLRI_W\000" |
| 9539 | /* 26376 */ "BINSRI_W\000" |
| 9540 | /* 26385 */ "SPLATI_W\000" |
| 9541 | /* 26394 */ "BSETI_W\000" |
| 9542 | /* 26402 */ "SUBVI_W\000" |
| 9543 | /* 26410 */ "ADDVI_W\000" |
| 9544 | /* 26418 */ "FILL_W\000" |
| 9545 | /* 26425 */ "SLL_W\000" |
| 9546 | /* 26431 */ "FEXUPL_W\000" |
| 9547 | /* 26440 */ "FFQL_W\000" |
| 9548 | /* 26447 */ "SRL_W\000" |
| 9549 | /* 26453 */ "BINSL_W\000" |
| 9550 | /* 26461 */ "FMUL_W\000" |
| 9551 | /* 26468 */ "ILVL_W\000" |
| 9552 | /* 26475 */ "DPAQ_SA_L_W\000" |
| 9553 | /* 26487 */ "DPSQ_SA_L_W\000" |
| 9554 | /* 26499 */ "FMIN_W\000" |
| 9555 | /* 26506 */ "FCUN_W\000" |
| 9556 | /* 26513 */ "FSUN_W\000" |
| 9557 | /* 26520 */ "FEXDO_W\000" |
| 9558 | /* 26528 */ "FRCP_W\000" |
| 9559 | /* 26535 */ "FCEQ_W\000" |
| 9560 | /* 26542 */ "FSEQ_W\000" |
| 9561 | /* 26549 */ "FCUEQ_W\000" |
| 9562 | /* 26557 */ "FSUEQ_W\000" |
| 9563 | /* 26565 */ "FTQ_W\000" |
| 9564 | /* 26571 */ "MSUB_Q_W\000" |
| 9565 | /* 26580 */ "MADD_Q_W\000" |
| 9566 | /* 26589 */ "MUL_Q_W\000" |
| 9567 | /* 26597 */ "MSUBR_Q_W\000" |
| 9568 | /* 26607 */ "MADDR_Q_W\000" |
| 9569 | /* 26617 */ "MULR_Q_W\000" |
| 9570 | /* 26626 */ "SRAR_W\000" |
| 9571 | /* 26633 */ "LDR_W\000" |
| 9572 | /* 26639 */ "BCLR_W\000" |
| 9573 | /* 26646 */ "SRLR_W\000" |
| 9574 | /* 26653 */ "FCOR_W\000" |
| 9575 | /* 26660 */ "FSOR_W\000" |
| 9576 | /* 26667 */ "FEXUPR_W\000" |
| 9577 | /* 26676 */ "FFQR_W\000" |
| 9578 | /* 26683 */ "BINSR_W\000" |
| 9579 | /* 26691 */ "STR_W\000" |
| 9580 | /* 26697 */ "EXTR_W\000" |
| 9581 | /* 26704 */ "ILVR_W\000" |
| 9582 | /* 26711 */ "SHRA_R_W\000" |
| 9583 | /* 26720 */ "SUBQH_R_W\000" |
| 9584 | /* 26730 */ "ADDQH_R_W\000" |
| 9585 | /* 26740 */ "EXTR_R_W\000" |
| 9586 | /* 26749 */ "SHRAV_R_W\000" |
| 9587 | /* 26759 */ "EXTRV_R_W\000" |
| 9588 | /* 26769 */ "FABS_W\000" |
| 9589 | /* 26776 */ "MULQ_RS_W\000" |
| 9590 | /* 26786 */ "EXTR_RS_W\000" |
| 9591 | /* 26796 */ "EXTRV_RS_W\000" |
| 9592 | /* 26807 */ "FCLASS_W\000" |
| 9593 | /* 26816 */ "ASUB_S_W\000" |
| 9594 | /* 26825 */ "HSUB_S_W\000" |
| 9595 | /* 26834 */ "DPSUB_S_W\000" |
| 9596 | /* 26844 */ "FTRUNC_S_W\000" |
| 9597 | /* 26855 */ "HADD_S_W\000" |
| 9598 | /* 26864 */ "DPADD_S_W\000" |
| 9599 | /* 26874 */ "MOD_S_W\000" |
| 9600 | /* 26882 */ "CLE_S_W\000" |
| 9601 | /* 26890 */ "AVE_S_W\000" |
| 9602 | /* 26898 */ "CLEI_S_W\000" |
| 9603 | /* 26907 */ "MINI_S_W\000" |
| 9604 | /* 26916 */ "CLTI_S_W\000" |
| 9605 | /* 26925 */ "MAXI_S_W\000" |
| 9606 | /* 26934 */ "SHLL_S_W\000" |
| 9607 | /* 26943 */ "MIN_S_W\000" |
| 9608 | /* 26951 */ "DOTP_S_W\000" |
| 9609 | /* 26960 */ "SUBQ_S_W\000" |
| 9610 | /* 26969 */ "ADDQ_S_W\000" |
| 9611 | /* 26978 */ "MULQ_S_W\000" |
| 9612 | /* 26987 */ "ABSQ_S_W\000" |
| 9613 | /* 26996 */ "AVER_S_W\000" |
| 9614 | /* 27005 */ "SUBS_S_W\000" |
| 9615 | /* 27014 */ "ADDS_S_W\000" |
| 9616 | /* 27023 */ "SAT_S_W\000" |
| 9617 | /* 27031 */ "CLT_S_W\000" |
| 9618 | /* 27039 */ "FFINT_S_W\000" |
| 9619 | /* 27049 */ "FTINT_S_W\000" |
| 9620 | /* 27059 */ "PseudoCVT_S_W\000" |
| 9621 | /* 27073 */ "SUBSUU_S_W\000" |
| 9622 | /* 27084 */ "DIV_S_W\000" |
| 9623 | /* 27092 */ "SHLLV_S_W\000" |
| 9624 | /* 27102 */ "MAX_S_W\000" |
| 9625 | /* 27110 */ "COPY_S_W\000" |
| 9626 | /* 27119 */ "SPLAT_W\000" |
| 9627 | /* 27127 */ "BSET_W\000" |
| 9628 | /* 27134 */ "FCLT_W\000" |
| 9629 | /* 27141 */ "FSLT_W\000" |
| 9630 | /* 27148 */ "FCULT_W\000" |
| 9631 | /* 27156 */ "FSULT_W\000" |
| 9632 | /* 27164 */ "PCNT_W\000" |
| 9633 | /* 27171 */ "FRINT_W\000" |
| 9634 | /* 27179 */ "INSERT_W\000" |
| 9635 | /* 27188 */ "FSQRT_W\000" |
| 9636 | /* 27196 */ "FRSQRT_W\000" |
| 9637 | /* 27205 */ "ST_W\000" |
| 9638 | /* 27210 */ "ASUB_U_W\000" |
| 9639 | /* 27219 */ "HSUB_U_W\000" |
| 9640 | /* 27228 */ "DPSUB_U_W\000" |
| 9641 | /* 27238 */ "FTRUNC_U_W\000" |
| 9642 | /* 27249 */ "HADD_U_W\000" |
| 9643 | /* 27258 */ "DPADD_U_W\000" |
| 9644 | /* 27268 */ "MOD_U_W\000" |
| 9645 | /* 27276 */ "CLE_U_W\000" |
| 9646 | /* 27284 */ "AVE_U_W\000" |
| 9647 | /* 27292 */ "CLEI_U_W\000" |
| 9648 | /* 27301 */ "MINI_U_W\000" |
| 9649 | /* 27310 */ "CLTI_U_W\000" |
| 9650 | /* 27319 */ "MAXI_U_W\000" |
| 9651 | /* 27328 */ "MIN_U_W\000" |
| 9652 | /* 27336 */ "DOTP_U_W\000" |
| 9653 | /* 27345 */ "AVER_U_W\000" |
| 9654 | /* 27354 */ "SUBS_U_W\000" |
| 9655 | /* 27363 */ "ADDS_U_W\000" |
| 9656 | /* 27372 */ "SUBSUS_U_W\000" |
| 9657 | /* 27383 */ "SAT_U_W\000" |
| 9658 | /* 27391 */ "CLT_U_W\000" |
| 9659 | /* 27399 */ "FFINT_U_W\000" |
| 9660 | /* 27409 */ "FTINT_U_W\000" |
| 9661 | /* 27419 */ "DIV_U_W\000" |
| 9662 | /* 27427 */ "MAX_U_W\000" |
| 9663 | /* 27435 */ "COPY_U_W\000" |
| 9664 | /* 27444 */ "MSUBV_W\000" |
| 9665 | /* 27452 */ "MADDV_W\000" |
| 9666 | /* 27460 */ "PCKEV_W\000" |
| 9667 | /* 27468 */ "ILVEV_W\000" |
| 9668 | /* 27476 */ "FDIV_W\000" |
| 9669 | /* 27483 */ "MULV_W\000" |
| 9670 | /* 27490 */ "EXTRV_W\000" |
| 9671 | /* 27498 */ "FMAX_W\000" |
| 9672 | /* 27505 */ "BZ_W\000" |
| 9673 | /* 27510 */ "BNZ_W\000" |
| 9674 | /* 27516 */ "G_VECREDUCE_FMAX\000" |
| 9675 | /* 27533 */ "G_ATOMICRMW_FMAX\000" |
| 9676 | /* 27550 */ "G_VECREDUCE_SMAX\000" |
| 9677 | /* 27567 */ "G_SMAX\000" |
| 9678 | /* 27574 */ "G_VECREDUCE_UMAX\000" |
| 9679 | /* 27591 */ "G_UMAX\000" |
| 9680 | /* 27598 */ "G_ATOMICRMW_UMAX\000" |
| 9681 | /* 27615 */ "G_ATOMICRMW_MAX\000" |
| 9682 | /* 27631 */ "MFTACX\000" |
| 9683 | /* 27638 */ "MTTACX\000" |
| 9684 | /* 27645 */ "G_FRAME_INDEX\000" |
| 9685 | /* 27659 */ "G_SBFX\000" |
| 9686 | /* 27666 */ "G_UBFX\000" |
| 9687 | /* 27673 */ "LHX\000" |
| 9688 | /* 27677 */ "G_SMULFIX\000" |
| 9689 | /* 27687 */ "G_UMULFIX\000" |
| 9690 | /* 27697 */ "G_SDIVFIX\000" |
| 9691 | /* 27707 */ "G_UDIVFIX\000" |
| 9692 | /* 27717 */ "JALX\000" |
| 9693 | /* 27722 */ "LBUX\000" |
| 9694 | /* 27727 */ "LWX\000" |
| 9695 | /* 27731 */ "G_MEMCPY\000" |
| 9696 | /* 27740 */ "COPY\000" |
| 9697 | /* 27745 */ "CONSTPOOL_ENTRY\000" |
| 9698 | /* 27761 */ "CONVERGENCECTRL_ENTRY\000" |
| 9699 | /* 27783 */ "BGEZ\000" |
| 9700 | /* 27788 */ "BLEZ\000" |
| 9701 | /* 27793 */ "BC1NEZ\000" |
| 9702 | /* 27800 */ "BC2NEZ\000" |
| 9703 | /* 27807 */ "SELNEZ\000" |
| 9704 | /* 27814 */ "DCLZ\000" |
| 9705 | /* 27819 */ "G_CTLZ\000" |
| 9706 | /* 27826 */ "BC1EQZ\000" |
| 9707 | /* 27833 */ "BC2EQZ\000" |
| 9708 | /* 27840 */ "SELEQZ\000" |
| 9709 | /* 27847 */ "BGTZ\000" |
| 9710 | /* 27852 */ "BLTZ\000" |
| 9711 | /* 27857 */ "G_CTTZ\000" |
| 9712 | /* 27864 */ "SelBneZ\000" |
| 9713 | /* 27872 */ "SelBeqZ\000" |
| 9714 | /* 27880 */ "JalOneReg\000" |
| 9715 | /* 27890 */ "JalTwoReg\000" |
| 9716 | /* 27900 */ "PseudoIndirectHazardBranch\000" |
| 9717 | /* 27927 */ "PseudoIndirectBranch\000" |
| 9718 | /* 27948 */ "Ulh\000" |
| 9719 | /* 27952 */ "Ush\000" |
| 9720 | /* 27956 */ "DADDi\000" |
| 9721 | /* 27962 */ "ANDi\000" |
| 9722 | /* 27967 */ "SNEi\000" |
| 9723 | /* 27972 */ "SEQi\000" |
| 9724 | /* 27977 */ "XORi\000" |
| 9725 | /* 27982 */ "SLTi\000" |
| 9726 | /* 27987 */ "LONG_BRANCH_LUi\000" |
| 9727 | /* 28003 */ "SelTBtneZCmpi\000" |
| 9728 | /* 28017 */ "SelTBteqZCmpi\000" |
| 9729 | /* 28031 */ "SelTBtneZSlti\000" |
| 9730 | /* 28045 */ "SelTBteqZSlti\000" |
| 9731 | /* 28059 */ "SGEImm\000" |
| 9732 | /* 28066 */ "SLEImm\000" |
| 9733 | /* 28073 */ "DROLImm\000" |
| 9734 | /* 28081 */ "NORImm\000" |
| 9735 | /* 28088 */ "DRORImm\000" |
| 9736 | /* 28096 */ "SGTImm\000" |
| 9737 | /* 28103 */ "SGEUImm\000" |
| 9738 | /* 28111 */ "SLEUImm\000" |
| 9739 | /* 28119 */ "SGTUImm\000" |
| 9740 | /* 28127 */ "BneImm\000" |
| 9741 | /* 28134 */ "BeqImm\000" |
| 9742 | /* 28141 */ "PseudoReturn\000" |
| 9743 | /* 28154 */ "JALRHB64Pseudo\000" |
| 9744 | /* 28169 */ "JALR64Pseudo\000" |
| 9745 | /* 28182 */ "JALRHBPseudo\000" |
| 9746 | /* 28195 */ "JALRPseudo\000" |
| 9747 | /* 28206 */ "B_MMR6_Pseudo\000" |
| 9748 | /* 28220 */ "B_MM_Pseudo\000" |
| 9749 | /* 28232 */ "SDIV_MM_Pseudo\000" |
| 9750 | /* 28247 */ "UDIV_MM_Pseudo\000" |
| 9751 | /* 28262 */ "LDMacro\000" |
| 9752 | /* 28270 */ "SDMacro\000" |
| 9753 | /* 28278 */ "SNEMacro\000" |
| 9754 | /* 28287 */ "SNEIMacro\000" |
| 9755 | /* 28297 */ "SEQIMacro\000" |
| 9756 | /* 28307 */ "DSRemIMacro\000" |
| 9757 | /* 28319 */ "DURemIMacro\000" |
| 9758 | /* 28331 */ "DSDivIMacro\000" |
| 9759 | /* 28343 */ "DUDivIMacro\000" |
| 9760 | /* 28355 */ "DMULMacro\000" |
| 9761 | /* 28365 */ "DMULOMacro\000" |
| 9762 | /* 28376 */ "SEQMacro\000" |
| 9763 | /* 28385 */ "ABSMacro\000" |
| 9764 | /* 28394 */ "DMULOUMacro\000" |
| 9765 | /* 28406 */ "DSRemMacro\000" |
| 9766 | /* 28417 */ "DURemMacro\000" |
| 9767 | /* 28428 */ "BGEImmMacro\000" |
| 9768 | /* 28440 */ "BLEImmMacro\000" |
| 9769 | /* 28452 */ "BGELImmMacro\000" |
| 9770 | /* 28465 */ "BLELImmMacro\000" |
| 9771 | /* 28478 */ "BNELImmMacro\000" |
| 9772 | /* 28491 */ "BEQLImmMacro\000" |
| 9773 | /* 28504 */ "BGTLImmMacro\000" |
| 9774 | /* 28517 */ "BLTLImmMacro\000" |
| 9775 | /* 28530 */ "BGEULImmMacro\000" |
| 9776 | /* 28544 */ "BLEULImmMacro\000" |
| 9777 | /* 28558 */ "DMULImmMacro\000" |
| 9778 | /* 28571 */ "BGTULImmMacro\000" |
| 9779 | /* 28585 */ "BLTULImmMacro\000" |
| 9780 | /* 28599 */ "BGTImmMacro\000" |
| 9781 | /* 28611 */ "BLTImmMacro\000" |
| 9782 | /* 28623 */ "BGEUImmMacro\000" |
| 9783 | /* 28636 */ "BLEUImmMacro\000" |
| 9784 | /* 28649 */ "BGTUImmMacro\000" |
| 9785 | /* 28662 */ "BLTUImmMacro\000" |
| 9786 | /* 28675 */ "DSDivMacro\000" |
| 9787 | /* 28686 */ "DUDivMacro\000" |
| 9788 | /* 28697 */ "LONG_BRANCH_LUi2Op\000" |
| 9789 | /* 28716 */ "LONG_BRANCH_DADDiu2Op\000" |
| 9790 | /* 28738 */ "LONG_BRANCH_ADDiu2Op\000" |
| 9791 | /* 28759 */ "SelTBtneZCmp\000" |
| 9792 | /* 28772 */ "SelTBteqZCmp\000" |
| 9793 | /* 28785 */ "SaaAddr\000" |
| 9794 | /* 28793 */ "SaadAddr\000" |
| 9795 | /* 28802 */ "ERet\000" |
| 9796 | /* 28807 */ "SelTBtneZSlt\000" |
| 9797 | /* 28820 */ "SelTBteqZSlt\000" |
| 9798 | /* 28833 */ "LBu\000" |
| 9799 | /* 28837 */ "DSUBu\000" |
| 9800 | /* 28843 */ "BADDu\000" |
| 9801 | /* 28849 */ "DADDu\000" |
| 9802 | /* 28855 */ "LHu\000" |
| 9803 | /* 28859 */ "SLTu\000" |
| 9804 | /* 28864 */ "PseudoDMULTu\000" |
| 9805 | /* 28877 */ "PseudoMULTu\000" |
| 9806 | /* 28889 */ "LWu\000" |
| 9807 | /* 28893 */ "Ulhu\000" |
| 9808 | /* 28898 */ "LONG_BRANCH_DADDiu\000" |
| 9809 | /* 28917 */ "LEA_ADDiu\000" |
| 9810 | /* 28927 */ "LONG_BRANCH_ADDiu\000" |
| 9811 | /* 28945 */ "SLTiu\000" |
| 9812 | /* 28951 */ "SelTBtneZSltiu\000" |
| 9813 | /* 28966 */ "SelTBteqZSltiu\000" |
| 9814 | /* 28981 */ "SelTBtneZSltu\000" |
| 9815 | /* 28995 */ "SelTBteqZSltu\000" |
| 9816 | /* 29009 */ "Ulw\000" |
| 9817 | /* 29013 */ "Usw\000" |
| 9818 | }; |
| 9819 | #ifdef __GNUC__ |
| 9820 | #pragma GCC diagnostic pop |
| 9821 | #endif |
| 9822 | |
| 9823 | extern const unsigned MipsInstrNameIndices[] = { |
| 9824 | 15613U, 21206U, 23254U, 21664U, 15979U, 15960U, 15988U, 16262U, |
| 9825 | 13918U, 13933U, 13798U, 13785U, 13972U, 24014U, 13638U, 25445U, |
| 9826 | 13816U, 15609U, 15969U, 13271U, 27740U, 15836U, 13443U, 25349U, |
| 9827 | 11695U, 13218U, 13259U, 22596U, 16234U, 25259U, 11807U, 23091U, |
| 9828 | 14065U, 25248U, 13523U, 22841U, 22828U, 23323U, 25055U, 25087U, |
| 9829 | 16166U, 16213U, 16186U, 16020U, 13629U, 23288U, 22511U, 13504U, |
| 9830 | 27761U, 23541U, 22794U, 13686U, 25486U, 25516U, 21481U, 11578U, |
| 9831 | 10299U, 16426U, 25744U, 25774U, 16527U, 16534U, 16541U, 16551U, |
| 9832 | 11658U, 23759U, 23722U, 23901U, 25542U, 23589U, 16130U, 23577U, |
| 9833 | 16119U, 13796U, 15611U, 27645U, 13648U, 13663U, 16272U, 25017U, |
| 9834 | 23908U, 25386U, 23925U, 23645U, 11185U, 23997U, 25270U, 23845U, |
| 9835 | 25418U, 13737U, 23299U, 11776U, 11159U, 11758U, 25308U, 25289U, |
| 9836 | 21445U, 23348U, 23367U, 11451U, 11395U, 11425U, 11364U, 11436U, |
| 9837 | 11376U, 11406U, 13592U, 13546U, 13576U, 24044U, 13986U, 14003U, |
| 9838 | 11594U, 10305U, 11664U, 11625U, 23764U, 23728U, 27615U, 21607U, |
| 9839 | 27598U, 21590U, 11534U, 10271U, 27533U, 21525U, 21313U, 21260U, |
| 9840 | 21386U, 21348U, 22658U, 22636U, 11717U, 24970U, 13251U, 14107U, |
| 9841 | 11708U, 25036U, 25364U, 11071U, 24092U, 25225U, 24119U, 25500U, |
| 9842 | 11177U, 24612U, 25663U, 25678U, 25214U, 25202U, 25339U, 14057U, |
| 9843 | 25479U, 13959U, 25509U, 16105U, 23526U, 23512U, 16098U, 23519U, |
| 9844 | 23838U, 16319U, 22767U, 22746U, 22774U, 22781U, 25027U, 21759U, |
| 9845 | 13296U, 21743U, 13243U, 21751U, 13288U, 21735U, 13235U, 22580U, |
| 9846 | 22572U, 14130U, 14122U, 24888U, 24878U, 24868U, 24858U, 24908U, |
| 9847 | 24898U, 27677U, 27687U, 24918U, 24931U, 27697U, 27707U, 24944U, |
| 9848 | 24957U, 11492U, 10250U, 16360U, 8504U, 11357U, 25711U, 16506U, |
| 9849 | 13777U, 25964U, 15691U, 23143U, 1223U, 9U, 14050U, 1196U, |
| 9850 | 0U, 23118U, 23150U, 13847U, 25471U, 11149U, 15639U, 15663U, |
| 9851 | 22715U, 22724U, 24991U, 25004U, 23888U, 21496U, 24031U, 13746U, |
| 9852 | 21410U, 21420U, 13345U, 13360U, 21249U, 21302U, 21334U, 21372U, |
| 9853 | 25804U, 25830U, 25816U, 13304U, 13332U, 13317U, 14020U, 14035U, |
| 9854 | 11584U, 15850U, 21559U, 27567U, 21583U, 27591U, 23895U, 11749U, |
| 9855 | 11739U, 23242U, 25111U, 13421U, 23626U, 23606U, 25143U, 25122U, |
| 9856 | 23660U, 23691U, 23677U, 24074U, 27857U, 21699U, 27819U, 21680U, |
| 9857 | 23940U, 22820U, 22680U, 13610U, 16402U, 16111U, 23965U, 21631U, |
| 9858 | 23972U, 21438U, 23957U, 21623U, 21430U, 1209U, 14677U, 14146U, |
| 9859 | 14138U, 25395U, 23568U, 25281U, 25326U, 25428U, 23267U, 13430U, |
| 9860 | 11211U, 13707U, 13561U, 11520U, 10257U, 16388U, 25718U, 16513U, |
| 9861 | 8510U, 25403U, 23127U, 22753U, 23982U, 23387U, 23403U, 27731U, |
| 9862 | 13488U, 13719U, 25069U, 22588U, 13472U, 22629U, 22605U, 22617U, |
| 9863 | 11499U, 16367U, 11475U, 16343U, 27516U, 21508U, 21281U, 21228U, |
| 9864 | 11562U, 16410U, 11642U, 23744U, 23706U, 27550U, 21542U, 27574U, |
| 9865 | 21566U, 27659U, 27666U, 28385U, 21718U, 23076U, 22058U, 22142U, |
| 9866 | 22313U, 4068U, 9390U, 893U, 8746U, 3107U, 9068U, 8374U, |
| 9867 | 9705U, 3950U, 9230U, 775U, 8586U, 2937U, 8908U, 8262U, |
| 9868 | 9551U, 3991U, 9285U, 816U, 8641U, 2978U, 8963U, 8301U, |
| 9869 | 9604U, 4148U, 9498U, 973U, 8854U, 3253U, 9176U, 8450U, |
| 9870 | 9809U, 4032U, 9340U, 857U, 8696U, 3071U, 9018U, 8340U, |
| 9871 | 9657U, 3970U, 9257U, 795U, 8613U, 2957U, 8935U, 8281U, |
| 9872 | 9577U, 4108U, 9444U, 933U, 8800U, 3147U, 9122U, 8412U, |
| 9873 | 9757U, 3930U, 9203U, 755U, 8559U, 2917U, 8881U, 8243U, |
| 9874 | 9525U, 4127U, 9470U, 952U, 8826U, 3232U, 9148U, 8430U, |
| 9875 | 9782U, 4011U, 9312U, 836U, 8668U, 3050U, 8990U, 8320U, |
| 9876 | 9630U, 4088U, 9417U, 913U, 8773U, 3127U, 9095U, 8393U, |
| 9877 | 9731U, 4052U, 9367U, 877U, 8723U, 3091U, 9045U, 8359U, |
| 9878 | 9683U, 9865U, 23247U, 19784U, 28491U, 13388U, 28428U, 16005U, |
| 9879 | 28452U, 25567U, 28623U, 16326U, 28530U, 25078U, 28599U, 16309U, |
| 9880 | 28504U, 25636U, 28649U, 16432U, 28571U, 13439U, 28440U, 16010U, |
| 9881 | 28465U, 25582U, 28636U, 16332U, 28544U, 25118U, 28611U, 16314U, |
| 9882 | 28517U, 25641U, 28662U, 16438U, 28585U, 28478U, 21801U, 22044U, |
| 9883 | 21982U, 22237U, 22128U, 22299U, 17976U, 28206U, 28220U, 28134U, |
| 9884 | 28127U, 4672U, 4219U, 4700U, 4249U, 4730U, 4761U, 4658U, |
| 9885 | 4204U, 4686U, 4234U, 4714U, 4746U, 2795U, 3565U, 131U, |
| 9886 | 27745U, 22029U, 22284U, 149U, 1153U, 28558U, 28355U, 28365U, |
| 9887 | 28394U, 16288U, 28073U, 23601U, 28088U, 28331U, 28675U, 28307U, |
| 9888 | 28406U, 28343U, 28686U, 28319U, 28417U, 28802U, 2808U, 3581U, |
| 9889 | 12510U, 26769U, 21767U, 21784U, 21997U, 22252U, 4819U, 21817U, |
| 9890 | 22383U, 21864U, 22426U, 22012U, 21840U, 22404U, 22267U, 21910U, |
| 9891 | 22468U, 21887U, 22447U, 21934U, 22490U, 28169U, 28154U, 28182U, |
| 9892 | 28195U, 6956U, 27880U, 27890U, 28262U, 12439U, 26633U, 8218U, |
| 9893 | 2062U, 22853U, 22938U, 28927U, 28738U, 28898U, 28716U, 27987U, |
| 9894 | 28697U, 3611U, 19328U, 1121U, 3821U, 1088U, 3633U, 1111U, |
| 9895 | 3811U, 23426U, 1068U, 23793U, 23443U, 23810U, 1151U, 27631U, |
| 9896 | 52U, 137U, 22894U, 23779U, 112U, 15617U, 22555U, 1135U, |
| 9897 | 3850U, 27638U, 64U, 155U, 22901U, 23786U, 119U, 15628U, |
| 9898 | 22566U, 28559U, 28366U, 28395U, 5079U, 5212U, 5111U, 5264U, |
| 9899 | 22790U, 28081U, 3744U, 22073U, 22157U, 22328U, 22074U, 22158U, |
| 9900 | 22329U, 10045U, 9947U, 10160U, 14308U, 14203U, 14468U, 25974U, |
| 9901 | 16476U, 26006U, 16492U, 27059U, 25171U, 28864U, 25732U, 25762U, |
| 9902 | 15765U, 3166U, 27927U, 3676U, 5324U, 8195U, 21068U, 7989U, |
| 9903 | 27900U, 3647U, 5294U, 8167U, 11551U, 25549U, 20512U, 18308U, |
| 9904 | 15585U, 2856U, 18960U, 22538U, 3301U, 19349U, 10288U, 25530U, |
| 9905 | 20497U, 18239U, 15596U, 2869U, 22978U, 18974U, 25183U, 20476U, |
| 9906 | 28877U, 21169U, 14237U, 9982U, 28141U, 3835U, 25751U, 388U, |
| 9907 | 2380U, 15728U, 3007U, 24374U, 644U, 2693U, 15804U, 3211U, |
| 9908 | 24743U, 559U, 2608U, 15782U, 3185U, 24627U, 13162U, 683U, |
| 9909 | 24776U, 25781U, 16289U, 28074U, 23602U, 28089U, 9835U, 3915U, |
| 9910 | 212U, 28232U, 28270U, 28332U, 28676U, 28297U, 28376U, 13392U, |
| 9911 | 28059U, 3726U, 25572U, 28103U, 3771U, 28096U, 3753U, 28119U, |
| 9912 | 3791U, 13454U, 28066U, 3735U, 25587U, 28111U, 3781U, 3762U, |
| 9913 | 3801U, 28287U, 28278U, 21957U, 22103U, 22187U, 22212U, 22358U, |
| 9914 | 28308U, 28407U, 8230U, 2073U, 22867U, 22953U, 12497U, 26691U, |
| 9915 | 19335U, 21970U, 22116U, 22200U, 22225U, 22371U, 28785U, 28793U, |
| 9916 | 27872U, 27864U, 28772U, 28017U, 28820U, 28045U, 28966U, 28995U, |
| 9917 | 28759U, 28003U, 28807U, 28031U, 28951U, 28981U, 5024U, 4483U, |
| 9918 | 4498U, 5036U, 5251U, 16141U, 13872U, 13854U, 13888U, 13904U, |
| 9919 | 13947U, 2826U, 9883U, 2018U, 18519U, 6833U, 19259U, 6965U, |
| 9920 | 22612U, 19380U, 28247U, 28344U, 28687U, 28320U, 28418U, 27948U, |
| 9921 | 28893U, 29009U, 27952U, 29013U, 22088U, 22172U, 22343U, 14427U, |
| 9922 | 18775U, 10105U, 1371U, 26987U, 20943U, 11471U, 11246U, 18261U, |
| 9923 | 6010U, 19460U, 17208U, 17621U, 19632U, 7875U, 14228U, 1474U, |
| 9924 | 14345U, 1529U, 26730U, 1887U, 26292U, 1859U, 14300U, 18671U, |
| 9925 | 14407U, 18762U, 26969U, 20931U, 3419U, 11270U, 18272U, 10343U, |
| 9926 | 11880U, 14712U, 26045U, 10751U, 12679U, 15201U, 27014U, 10943U, |
| 9927 | 13044U, 15450U, 27363U, 17838U, 5750U, 9973U, 1276U, 10083U, |
| 9928 | 1339U, 7845U, 14492U, 1617U, 10185U, 18162U, 14447U, 1589U, |
| 9929 | 10125U, 18109U, 10557U, 12244U, 14897U, 26410U, 11013U, 13125U, |
| 9930 | 15520U, 27453U, 11303U, 18281U, 10327U, 11863U, 14696U, 26028U, |
| 9931 | 18315U, 6232U, 27957U, 21092U, 28911U, 21188U, 28844U, 21146U, |
| 9932 | 21468U, 7023U, 11239U, 5998U, 11638U, 17649U, 5591U, 2196U, |
| 9933 | 17676U, 5624U, 10432U, 6888U, 18322U, 6241U, 25890U, 27962U, |
| 9934 | 3699U, 21100U, 11688U, 1431U, 10656U, 12526U, 15050U, 26816U, |
| 9935 | 10848U, 12891U, 15308U, 27210U, 15659U, 11233U, 5987U, 6916U, |
| 9936 | 10733U, 12661U, 15174U, 26996U, 10925U, 13026U, 15432U, 27345U, |
| 9937 | 10681U, 12600U, 15113U, 26890U, 10873U, 12965U, 15371U, 27284U, |
| 9938 | 4551U, 4427U, 4935U, 4579U, 4376U, 4875U, 4443U, 5238U, |
| 9939 | 5177U, 17633U, 28843U, 15860U, 11083U, 5866U, 21467U, 1792U, |
| 9940 | 85U, 231U, 225U, 239U, 11054U, 5531U, 27826U, 6173U, |
| 9941 | 13772U, 16040U, 18491U, 27793U, 6136U, 24853U, 16303U, 20437U, |
| 9942 | 27833U, 6186U, 27800U, 6149U, 10493U, 12194U, 14847U, 26360U, |
| 9943 | 10627U, 12445U, 15021U, 26639U, 5829U, 23159U, 3321U, 11265U, |
| 9944 | 2113U, 6033U, 16293U, 17883U, 11118U, 5926U, 11327U, 5578U, |
| 9945 | 2172U, 18299U, 6199U, 19681U, 11057U, 2085U, 5837U, 11281U, |
| 9946 | 2132U, 6072U, 27783U, 3519U, 15872U, 11094U, 5887U, 16246U, |
| 9947 | 19953U, 19094U, 11309U, 2148U, 6114U, 16452U, 21029U, 27847U, |
| 9948 | 3551U, 11126U, 5939U, 11333U, 2180U, 6210U, 16464U, 21052U, |
| 9949 | 10469U, 12170U, 14823U, 26336U, 10599U, 12293U, 14924U, 26453U, |
| 9950 | 10523U, 12210U, 14863U, 26376U, 10641U, 12489U, 15035U, 26683U, |
| 9951 | 25699U, 20576U, 22689U, 7043U, 27788U, 3526U, 11102U, 5900U, |
| 9952 | 11315U, 2156U, 6125U, 16458U, 21037U, 11276U, 2125U, 6062U, |
| 9953 | 11287U, 2140U, 6083U, 27852U, 3558U, 15879U, 11134U, 5952U, |
| 9954 | 16254U, 19964U, 19104U, 11339U, 2188U, 6221U, 16470U, 21060U, |
| 9955 | 10572U, 25939U, 10565U, 25927U, 13468U, 2789U, 11062U, 2092U, |
| 9956 | 5847U, 10439U, 12148U, 14801U, 26314U, 10411U, 12127U, 14780U, |
| 9957 | 26218U, 16015U, 17873U, 11110U, 5913U, 11321U, 5565U, 2164U, |
| 9958 | 18290U, 6162U, 18422U, 11293U, 6094U, 11048U, 13199U, 15555U, |
| 9959 | 25933U, 27510U, 11298U, 6104U, 746U, 1951U, 17150U, 15825U, |
| 9960 | 17704U, 5646U, 19078U, 6945U, 10447U, 25903U, 10541U, 12228U, |
| 9961 | 14881U, 26394U, 10820U, 12768U, 15280U, 27127U, 11043U, 13185U, |
| 9962 | 15550U, 25922U, 27505U, 4962U, 4608U, 4974U, 4621U, 4950U, |
| 9963 | 4595U, 4861U, 5286U, 4785U, 5278U, 4776U, 13400U, 13375U, |
| 9964 | 18350U, 18376U, 6776U, 8111U, 2475U, 6439U, 24467U, 7423U, |
| 9965 | 713U, 2756U, 6708U, 20769U, 24802U, 20401U, 7704U, 10478U, |
| 9966 | 12179U, 14832U, 26345U, 10614U, 12363U, 14947U, 26536U, 101U, |
| 9967 | 16599U, 17192U, 9846U, 23947U, 1015U, 1048U, 1102U, 12518U, |
| 9968 | 6581U, 24604U, 7565U, 10689U, 12608U, 15121U, 26898U, 10881U, |
| 9969 | 12973U, 15379U, 27292U, 10673U, 12592U, 15105U, 26882U, 10865U, |
| 9970 | 12957U, 15363U, 27276U, 22534U, 19342U, 7034U, 8143U, 10707U, |
| 9971 | 12626U, 15139U, 26916U, 10899U, 12991U, 15397U, 27310U, 10768U, |
| 9972 | 12696U, 15218U, 27031U, 10971U, 13072U, 15478U, 27391U, 27815U, |
| 9973 | 21045U, 7968U, 8160U, 10020U, 1290U, 9922U, 1244U, 10135U, |
| 9974 | 1386U, 10033U, 18067U, 9935U, 17994U, 10148U, 18122U, 10051U, |
| 9975 | 18082U, 9953U, 18009U, 10166U, 18137U, 6358U, 7318U, 12423U, |
| 9976 | 6567U, 14314U, 18682U, 24588U, 7551U, 12119U, 24393U, 12025U, |
| 9977 | 6329U, 14209U, 18601U, 24319U, 7289U, 12836U, 6640U, 14474U, |
| 9978 | 18802U, 24704U, 7624U, 12086U, 6343U, 24328U, 7303U, 12376U, |
| 9979 | 6521U, 24542U, 7505U, 11978U, 6283U, 24273U, 7243U, 12789U, |
| 9980 | 6594U, 24658U, 7578U, 12402U, 6536U, 24552U, 7520U, 12004U, |
| 9981 | 6298U, 24283U, 7258U, 12815U, 6609U, 24668U, 7593U, 12336U, |
| 9982 | 6492U, 24500U, 7476U, 12413U, 6552U, 24571U, 7536U, 12015U, |
| 9983 | 6314U, 24302U, 7274U, 12826U, 6625U, 24687U, 7609U, 12346U, |
| 9984 | 6507U, 24517U, 7491U, 10803U, 12751U, 15263U, 27110U, 10995U, |
| 9985 | 15502U, 27435U, 9860U, 9867U, 11458U, 14099U, 25953U, 11345U, |
| 9986 | 14082U, 25946U, 126U, 16615U, 17200U, 9853U, 24162U, 19999U, |
| 9987 | 25980U, 20688U, 16482U, 24172U, 20012U, 26012U, 20701U, 6997U, |
| 9988 | 2498U, 17406U, 6468U, 24486U, 20206U, 7452U, 3502U, 3469U, |
| 9989 | 3457U, 549U, 17011U, 2598U, 17494U, 16498U, 7010U, 3278U, |
| 9990 | 3486U, 27065U, 20955U, 7943U, 736U, 17137U, 2779U, 17608U, |
| 9991 | 24821U, 20426U, 7733U, 531U, 16987U, 2580U, 17470U, 24581U, |
| 9992 | 20260U, 380U, 16848U, 2372U, 17358U, 24368U, 20142U, 353U, |
| 9993 | 16812U, 2345U, 17334U, 24312U, 20112U, 606U, 17063U, 2655U, |
| 9994 | 17546U, 24697U, 20313U, 312U, 16759U, 2304U, 17281U, 24248U, |
| 9995 | 20067U, 322U, 16772U, 2314U, 17294U, 24256U, 20078U, 440U, |
| 9996 | 16899U, 2432U, 17381U, 24432U, 20185U, 576U, 17024U, 2625U, |
| 9997 | 17507U, 24642U, 20280U, 333U, 16786U, 2325U, 17308U, 24265U, |
| 9998 | 20090U, 586U, 17037U, 2635U, 17520U, 24650U, 20291U, 511U, |
| 9999 | 16961U, 2560U, 17444U, 24534U, 20238U, 362U, 16824U, 2354U, |
| 10000 | 17346U, 24354U, 20122U, 521U, 16974U, 2570U, 17457U, 24563U, |
| 10001 | 20249U, 343U, 16799U, 2335U, 17321U, 24294U, 20101U, 596U, |
| 10002 | 17050U, 2645U, 17533U, 24679U, 20302U, 483U, 16924U, 2532U, |
| 10003 | 17419U, 24510U, 20217U, 5059U, 4898U, 4525U, 11470U, 27956U, |
| 10004 | 28910U, 28849U, 15580U, 21474U, 15648U, 15658U, 22688U, 22533U, |
| 10005 | 8142U, 27814U, 8159U, 25706U, 25657U, 25049U, 20445U, 7785U, |
| 10006 | 25466U, 1058U, 21222U, 25651U, 15567U, 23952U, 21216U, 25630U, |
| 10007 | 25707U, 25658U, 7896U, 7906U, 10787U, 12735U, 15237U, 27084U, |
| 10008 | 10979U, 13100U, 15486U, 27419U, 18938U, 6890U, 9841U, 8074U, |
| 10009 | 18U, 106U, 1174U, 21638U, 24U, 11802U, 25561U, 25194U, |
| 10010 | 58U, 143U, 1180U, 21651U, 45U, 14685U, 25592U, 16338U, |
| 10011 | 25177U, 28870U, 25618U, 8134U, 12652U, 15165U, 26951U, 13017U, |
| 10012 | 15423U, 27336U, 12574U, 15087U, 26864U, 12939U, 15345U, 27258U, |
| 10013 | 14556U, 1674U, 14631U, 1726U, 26475U, 20779U, 14593U, 18851U, |
| 10014 | 15930U, 19167U, 23220U, 19756U, 14657U, 1762U, 14536U, 1644U, |
| 10015 | 22815U, 14570U, 1693U, 14644U, 1744U, 26487U, 20794U, 14619U, |
| 10016 | 18883U, 12544U, 15068U, 26834U, 12909U, 15326U, 27228U, 15941U, |
| 10017 | 19181U, 23231U, 19770U, 14667U, 1777U, 14584U, 1712U, 23832U, |
| 10018 | 1007U, 25878U, 14089U, 25738U, 11610U, 16267U, 993U, 1038U, |
| 10019 | 25792U, 8554U, 247U, 25693U, 16298U, 1000U, 25798U, 10245U, |
| 10020 | 28837U, 25768U, 23110U, 13536U, 7115U, 5145U, 5123U, 9879U, |
| 10021 | 17981U, 5781U, 15572U, 18946U, 6898U, 25198U, 25050U, 11142U, |
| 10022 | 5965U, 20446U, 7786U, 23114U, 13541U, 7124U, 25467U, 23071U, |
| 10023 | 22708U, 25864U, 20639U, 19405U, 25872U, 20650U, 19659U, 26796U, |
| 10024 | 20893U, 26759U, 20867U, 15245U, 18916U, 27490U, 20979U, 26786U, |
| 10025 | 20880U, 26740U, 20842U, 15183U, 18904U, 26697U, 20820U, 24157U, |
| 10026 | 1022U, 20490U, 7817U, 540U, 16999U, 2589U, 17482U, 24597U, |
| 10027 | 20270U, 11927U, 293U, 16734U, 2285U, 17269U, 3381U, 24233U, |
| 10028 | 20046U, 7231U, 26092U, 12072U, 26197U, 12362U, 26535U, 12517U, |
| 10029 | 26807U, 11964U, 26129U, 12775U, 27134U, 502U, 16949U, 2551U, |
| 10030 | 1029U, 17180U, 12034U, 26159U, 12459U, 26653U, 12386U, 26549U, |
| 10031 | 11988U, 26143U, 12799U, 27148U, 12048U, 26173U, 12322U, 26506U, |
| 10032 | 13148U, 665U, 17113U, 2714U, 17584U, 24762U, 20355U, 7650U, |
| 10033 | 27476U, 14939U, 26520U, 11835U, 25998U, 12271U, 26431U, 12473U, |
| 10034 | 26667U, 12704U, 27039U, 13080U, 27399U, 12280U, 26440U, 12482U, |
| 10035 | 26676U, 10580U, 12258U, 14905U, 26418U, 11827U, 25990U, 2486U, |
| 10036 | 6453U, 24476U, 7437U, 724U, 2767U, 6722U, 20809U, 24811U, |
| 10037 | 20413U, 7718U, 11934U, 26099U, 11889U, 26054U, 13178U, 27498U, |
| 10038 | 11871U, 26036U, 12315U, 26499U, 674U, 17125U, 2723U, 17596U, |
| 10039 | 6666U, 24769U, 20365U, 7662U, 11905U, 26070U, 12301U, 450U, |
| 10040 | 16912U, 2442U, 17394U, 3400U, 24440U, 20196U, 7381U, 26461U, |
| 10041 | 409U, 16859U, 2401U, 17369U, 24401U, 20151U, 7358U, 15831U, |
| 10042 | 12355U, 26528U, 12852U, 27171U, 12877U, 27196U, 12079U, 26204U, |
| 10043 | 12369U, 26542U, 11971U, 26136U, 12782U, 27141U, 12041U, 26166U, |
| 10044 | 12466U, 26660U, 12869U, 615U, 17075U, 2664U, 17558U, 24720U, |
| 10045 | 20323U, 27188U, 11898U, 274U, 16709U, 2266U, 17257U, 3371U, |
| 10046 | 24218U, 20025U, 7219U, 26063U, 12394U, 26557U, 11996U, 26151U, |
| 10047 | 12807U, 27156U, 12056U, 26181U, 12329U, 26513U, 12714U, 27049U, |
| 10048 | 13090U, 27409U, 14953U, 26565U, 12554U, 26844U, 12919U, 27238U, |
| 10049 | 15672U, 6934U, 25460U, 7806U, 12565U, 15078U, 26855U, 12930U, |
| 10050 | 15336U, 27249U, 12535U, 15059U, 26825U, 12900U, 15317U, 27219U, |
| 10051 | 16150U, 19271U, 11028U, 13140U, 15535U, 27468U, 10607U, 12308U, |
| 10052 | 14932U, 26468U, 10388U, 11956U, 14757U, 26121U, 10649U, 12503U, |
| 10053 | 15043U, 26704U, 23948U, 10834U, 12860U, 15294U, 27179U, 25885U, |
| 10054 | 10396U, 12064U, 14765U, 26189U, 20668U, 19975U, 7186U, 15823U, |
| 10055 | 15864U, 23536U, 17780U, 3332U, 5552U, 5790U, 6043U, 17799U, |
| 10056 | 19982U, 9903U, 2042U, 19873U, 19945U, 27717U, 21006U, 19087U, |
| 10057 | 11088U, 2105U, 5876U, 11067U, 2099U, 5857U, 23533U, 17772U, |
| 10058 | 3327U, 23061U, 17640U, 5541U, 7089U, 9897U, 2034U, 8047U, |
| 10059 | 8082U, 19867U, 19073U, 4869U, 3923U, 4802U, 4794U, 5008U, |
| 10060 | 4840U, 9911U, 2052U, 13214U, 18329U, 17819U, 27722U, 21014U, |
| 10061 | 7826U, 17988U, 5804U, 28833U, 3866U, 13762U, 18475U, 21131U, |
| 10062 | 11618U, 91U, 1966U, 5493U, 459U, 2508U, 1164U, 5411U, |
| 10063 | 8015U, 1931U, 10426U, 12142U, 14795U, 26308U, 15952U, 11228U, |
| 10064 | 23280U, 171U, 1980U, 10375U, 11943U, 14744U, 26108U, 28917U, |
| 10065 | 3885U, 21184U, 14127U, 2846U, 13406U, 18385U, 17848U, 27673U, |
| 10066 | 20999U, 18549U, 28855U, 3872U, 13767U, 18483U, 21154U, 17696U, |
| 10067 | 5636U, 16147U, 3273U, 8066U, 11621U, 8104U, 13450U, 18399U, |
| 10068 | 19265U, 6971U, 8128U, 9842U, 5772U, 8075U, 6925U, 183U, |
| 10069 | 1996U, 16647U, 27999U, 3720U, 21124U, 25961U, 17857U, 3497U, |
| 10070 | 161U, 16631U, 1186U, 5473U, 8031U, 1941U, 22908U, 19491U, |
| 10071 | 13729U, 18461U, 19433U, 16444U, 3289U, 13458U, 18406U, 19314U, |
| 10072 | 17733U, 5681U, 17162U, 11260U, 6023U, 19667U, 23880U, 3359U, |
| 10073 | 13600U, 18436U, 19931U, 19643U, 11254U, 20561U, 27727U, 195U, |
| 10074 | 16665U, 19991U, 21022U, 20676U, 7927U, 28889U, 4278U, 4342U, |
| 10075 | 4310U, 4359U, 4888U, 4629U, 4514U, 4988U, 4645U, 4395U, |
| 10076 | 4457U, 11557U, 12104U, 6385U, 24346U, 7345U, 14995U, 26607U, |
| 10077 | 25555U, 23041U, 19606U, 20518U, 11012U, 13124U, 15519U, 27452U, |
| 10078 | 303U, 16747U, 2295U, 22929U, 19521U, 18314U, 14968U, 26580U, |
| 10079 | 24241U, 20057U, 16046U, 19195U, 23460U, 19803U, 16072U, 19227U, |
| 10080 | 23486U, 19835U, 11856U, 6271U, 24211U, 7207U, 10716U, 12635U, |
| 10081 | 15148U, 26925U, 10908U, 13000U, 15406U, 27319U, 10352U, 11890U, |
| 10082 | 14721U, 26055U, 13179U, 6737U, 24829U, 10795U, 12743U, 15255U, |
| 10083 | 7746U, 27102U, 10987U, 13108U, 15494U, 27427U, 19U, 5349U, |
| 10084 | 107U, 2202U, 16607U, 5391U, 1175U, 5431U, 25U, 16561U, |
| 10085 | 5359U, 254U, 16683U, 2211U, 17219U, 5441U, 31U, 16570U, |
| 10086 | 15591U, 17686U, 2862U, 22969U, 19533U, 18966U, 22544U, 17751U, |
| 10087 | 3307U, 23004U, 19557U, 19355U, 23827U, 11843U, 6259U, 24204U, |
| 10088 | 7195U, 10698U, 12617U, 15130U, 26907U, 10890U, 12982U, 15388U, |
| 10089 | 27301U, 10335U, 11872U, 14704U, 26037U, 12316U, 6481U, 24494U, |
| 10090 | 10725U, 12644U, 15157U, 7465U, 26943U, 10917U, 13009U, 15415U, |
| 10091 | 27328U, 11803U, 10243U, 18229U, 25562U, 7855U, 6250U, 10665U, |
| 10092 | 12584U, 15097U, 26874U, 10857U, 12949U, 15355U, 27268U, 17658U, |
| 10093 | 5602U, 19415U, 7067U, 25896U, 371U, 16836U, 2363U, 15721U, |
| 10094 | 2998U, 19033U, 24361U, 20132U, 2240U, 15699U, 2891U, 24182U, |
| 10095 | 418U, 16871U, 2410U, 15747U, 3028U, 19043U, 24408U, 20161U, |
| 10096 | 635U, 17101U, 2684U, 15797U, 3202U, 19053U, 24736U, 20345U, |
| 10097 | 2253U, 15710U, 2904U, 24193U, 429U, 16885U, 2421U, 15756U, |
| 10098 | 3039U, 19063U, 24417U, 20173U, 10294U, 12096U, 6372U, 24338U, |
| 10099 | 7332U, 14985U, 26597U, 25536U, 23031U, 19593U, 20503U, 11004U, |
| 10100 | 13116U, 15511U, 27444U, 284U, 16722U, 2276U, 22920U, 19509U, |
| 10101 | 18245U, 14959U, 26571U, 24226U, 20036U, 59U, 5381U, 144U, |
| 10102 | 2231U, 17245U, 16623U, 5401U, 1181U, 5463U, 46U, 16590U, |
| 10103 | 5370U, 264U, 16696U, 2221U, 17232U, 5452U, 38U, 16580U, |
| 10104 | 15623U, 2884U, 22995U, 19545U, 18990U, 22739U, 19441U, 22561U, |
| 10105 | 3314U, 23013U, 19569U, 19372U, 75U, 207U, 1204U, 80U, |
| 10106 | 220U, 1218U, 23856U, 14686U, 25593U, 7865U, 6868U, 16339U, |
| 10107 | 16084U, 19242U, 23498U, 19850U, 15886U, 19114U, 23176U, 19703U, |
| 10108 | 14367U, 18722U, 26776U, 1902U, 14417U, 1559U, 26978U, 1917U, |
| 10109 | 3429U, 15005U, 26617U, 14605U, 18866U, 14545U, 1658U, 25178U, |
| 10110 | 23051U, 19619U, 23022U, 19581U, 20482U, 28871U, 21175U, 25613U, |
| 10111 | 7886U, 11036U, 13155U, 15543U, 27483U, 19307U, 6988U, 14285U, |
| 10112 | 1501U, 14977U, 26589U, 8135U, 14388U, 1545U, 4854U, 4981U, |
| 10113 | 4168U, 3905U, 15868U, 10360U, 11913U, 14729U, 26078U, 10367U, |
| 10114 | 11920U, 14736U, 26085U, 302U, 16746U, 2294U, 24240U, 20056U, |
| 10115 | 283U, 16721U, 2275U, 24225U, 20035U, 23564U, 3339U, 10509U, |
| 10116 | 19881U, 7133U, 25910U, 17810U, 5727U, 5049U, 5090U, 23561U, |
| 10117 | 17791U, 5717U, 3340U, 10510U, 6907U, 19882U, 7134U, 25911U, |
| 10118 | 27978U, 3707U, 21109U, 5189U, 14275U, 18647U, 13623U, 18452U, |
| 10119 | 6799U, 11020U, 13132U, 15527U, 27460U, 10380U, 11948U, 14749U, |
| 10120 | 26113U, 10827U, 12845U, 15287U, 27164U, 14243U, 18614U, 9988U, |
| 10121 | 18023U, 3391U, 3439U, 22816U, 15915U, 8488U, 17911U, 19149U, |
| 10122 | 23205U, 8538U, 17948U, 19738U, 16059U, 19211U, 23473U, 19819U, |
| 10123 | 15901U, 8473U, 17893U, 19132U, 23191U, 8523U, 17930U, 19721U, |
| 10124 | 14187U, 18582U, 26240U, 20736U, 14162U, 18566U, 26269U, 20751U, |
| 10125 | 14175U, 1443U, 26225U, 1804U, 26252U, 1824U, 13811U, 13382U, |
| 10126 | 18360U, 20990U, 18499U, 6810U, 8120U, 11680U, 1418U, 3410U, |
| 10127 | 3448U, 10229U, 18209U, 22882U, 19473U, 23874U, 3351U, 19922U, |
| 10128 | 7175U, 7151U, 492U, 16936U, 2541U, 17431U, 24526U, 20227U, |
| 10129 | 14518U, 18839U, 10211U, 18185U, 14259U, 18636U, 10004U, 18045U, |
| 10130 | 12853U, 6654U, 24713U, 7638U, 23833U, 25879U, 20659U, 19895U, |
| 10131 | 2463U, 6424U, 24457U, 7408U, 701U, 2744U, 6693U, 20725U, |
| 10132 | 24792U, 20388U, 7689U, 625U, 17088U, 2674U, 17571U, 24728U, |
| 10133 | 20334U, 4809U, 4185U, 8469U, 11352U, 10760U, 12688U, 15210U, |
| 10134 | 27023U, 10963U, 13064U, 15470U, 27383U, 10240U, 17632U, 5521U, |
| 10135 | 2057U, 13231U, 18336U, 18223U, 5812U, 11273U, 2120U, 8058U, |
| 10136 | 11466U, 8097U, 13284U, 18343U, 18275U, 6054U, 8091U, 11824U, |
| 10137 | 22697U, 17761U, 5703U, 19388U, 7056U, 8150U, 96U, 1973U, |
| 10138 | 5507U, 471U, 2520U, 1169U, 5421U, 8023U, 1936U, 25739U, |
| 10139 | 20586U, 15956U, 23284U, 177U, 1988U, 9875U, 2012U, 17974U, |
| 10140 | 14118U, 2840U, 18542U, 27840U, 3542U, 13205U, 6762U, 7977U, |
| 10141 | 24844U, 7771U, 27807U, 3533U, 13190U, 6748U, 7956U, 24835U, |
| 10142 | 7757U, 12252U, 6398U, 24426U, 7370U, 23163U, 27972U, 14682U, |
| 10143 | 17668U, 5614U, 2851U, 13410U, 18392U, 10405U, 14774U, 26212U, |
| 10144 | 22549U, 25857U, 20629U, 19363U, 14509U, 18827U, 10202U, 18173U, |
| 10145 | 14457U, 18788U, 27092U, 20966U, 14251U, 18625U, 9996U, 18034U, |
| 10146 | 14378U, 18736U, 26934U, 20907U, 14500U, 18815U, 10193U, 1404U, |
| 10147 | 14356U, 18708U, 10094U, 1355U, 26749U, 20854U, 14154U, 18555U, |
| 10148 | 9914U, 1231U, 14324U, 18695U, 10062U, 1308U, 26711U, 20830U, |
| 10149 | 14527U, 1630U, 10220U, 18197U, 14267U, 1488U, 10012U, 18056U, |
| 10150 | 18898U, 6860U, 13414U, 6787U, 10425U, 12141U, 14794U, 26307U, |
| 10151 | 10374U, 11942U, 14743U, 26107U, 16268U, 17715U, 5659U, 1039U, |
| 10152 | 3602U, 10455U, 12156U, 14809U, 26322U, 25793U, 20602U, 10587U, |
| 10153 | 12265U, 14912U, 19293U, 6979U, 26425U, 25163U, 3480U, 20462U, |
| 10154 | 27982U, 3713U, 21116U, 28945U, 3897U, 21197U, 28859U, 3878U, |
| 10155 | 21161U, 13515U, 27967U, 10532U, 12219U, 14872U, 26385U, 10812U, |
| 10156 | 12760U, 15272U, 27119U, 8555U, 10418U, 12134U, 14787U, 26300U, |
| 10157 | 10485U, 12186U, 14839U, 26352U, 10620U, 12432U, 15014U, 26626U, |
| 10158 | 25694U, 20568U, 10321U, 11850U, 14690U, 17967U, 26022U, 16299U, |
| 10159 | 17724U, 5670U, 10462U, 12163U, 14816U, 26329U, 10501U, 12202U, |
| 10160 | 14855U, 26368U, 10634U, 12452U, 15028U, 26646U, 25799U, 20610U, |
| 10161 | 10593U, 12287U, 14918U, 19300U, 26447U, 22788U, 19451U, 7078U, |
| 10162 | 10843U, 12886U, 15303U, 27205U, 10246U, 14219U, 1460U, 14334U, |
| 10163 | 1513U, 26720U, 1872U, 26284U, 1846U, 14292U, 18660U, 14397U, |
| 10164 | 18749U, 26960U, 20919U, 10952U, 13053U, 15459U, 27372U, 10776U, |
| 10165 | 12724U, 15226U, 27073U, 10742U, 12670U, 15192U, 27005U, 10934U, |
| 10166 | 13035U, 15441U, 27354U, 17828U, 5738U, 9964U, 1262U, 10072U, |
| 10167 | 1323U, 7835U, 14484U, 1604U, 10177U, 18151U, 14437U, 1574U, |
| 10168 | 10115U, 18096U, 10549U, 12236U, 14889U, 26402U, 11005U, 13117U, |
| 10169 | 15512U, 27445U, 18232U, 5820U, 28838U, 21138U, 189U, 2004U, |
| 10170 | 16656U, 25971U, 17865U, 5762U, 3514U, 166U, 16639U, 1191U, |
| 10171 | 5483U, 8039U, 1946U, 22914U, 19500U, 13733U, 18468U, 16448U, |
| 10172 | 3295U, 13463U, 18414U, 19321U, 17742U, 5692U, 17171U, 19674U, |
| 10173 | 23884U, 3365U, 13605U, 18444U, 19938U, 19651U, 7105U, 201U, |
| 10174 | 16674U, 20682U, 7935U, 11206U, 15561U, 18929U, 6877U, 18253U, |
| 10175 | 5977U, 16158U, 19282U, 4833U, 4196U, 4294U, 5000U, 5016U, |
| 10176 | 4326U, 4264U, 5155U, 5069U, 4910U, 4538U, 4922U, 4565U, |
| 10177 | 5100U, 4178U, 5134U, 4271U, 5166U, 5225U, 4411U, 4470U, |
| 10178 | 23167U, 15634U, 18998U, 19688U, 13396U, 15570U, 25598U, 20535U, |
| 10179 | 18944U, 25577U, 20527U, 18369U, 25849U, 13838U, 18507U, 20618U, |
| 10180 | 22733U, 19424U, 23420U, 19794U, 15684U, 19023U, 23867U, 19912U, |
| 10181 | 25842U, 13830U, 6820U, 7915U, 22703U, 19397U, 23171U, 19695U, |
| 10182 | 15678U, 19014U, 23861U, 19903U, 25167U, 15653U, 20544U, 19006U, |
| 10183 | 25646U, 20553U, 20469U, 13519U, 15575U, 18952U, 18429U, 2451U, |
| 10184 | 6409U, 24447U, 7393U, 689U, 2732U, 6678U, 20714U, 24782U, |
| 10185 | 20375U, 7674U, 25604U, 25769U, 20594U, 25611U, 70U, 25624U, |
| 10186 | 10404U, 12112U, 14773U, 26211U, 25082U, 20454U, 7796U, 22888U, |
| 10187 | 19482U, 7163U, 14094U, 18534U, 6850U, 23718U, 17790U, 5716U, |
| 10188 | 3345U, 10516U, 6906U, 19888U, 7142U, 25916U, 27977U, 3706U, |
| 10189 | 21108U, 5200U, 11615U, |
| 10190 | }; |
| 10191 | |
| 10192 | extern const int16_t MipsRegClassByHwModeTables[2][4] = { |
| 10193 | { // DefaultMode |
| 10194 | Mips::GPR32RegClassID, // mips_ptr_rc |
| 10195 | Mips::GP32RegClassID, // ptr_gp_rc |
| 10196 | Mips::GPRMM16RegClassID, // ptr_gpr16mm_rc |
| 10197 | Mips::SP32RegClassID, // ptr_sp_rc |
| 10198 | }, |
| 10199 | { // MIPS64 |
| 10200 | Mips::GPR64RegClassID, // mips_ptr_rc |
| 10201 | Mips::GP64RegClassID, // ptr_gp_rc |
| 10202 | Mips::GPRMM16RegClassID, // ptr_gpr16mm_rc |
| 10203 | Mips::SP64RegClassID, // ptr_sp_rc |
| 10204 | }, |
| 10205 | }; |
| 10206 | |
| 10207 | static inline void InitMipsMCInstrInfo(MCInstrInfo *II) { |
| 10208 | II->InitMCInstrInfo(MipsDescs.Insts, MipsInstrNameIndices, MipsInstrNameData, nullptr, nullptr, 2923, &MipsRegClassByHwModeTables[0][0], 4); |
| 10209 | } |
| 10210 | |
| 10211 | |
| 10212 | } // namespace llvm |
| 10213 | |
| 10214 | #endif // GET_INSTRINFO_MC_DESC |
| 10215 | |
| 10216 | #ifdef GET_INSTRINFO_HEADER |
| 10217 | #undef GET_INSTRINFO_HEADER |
| 10218 | |
| 10219 | namespace llvm { |
| 10220 | |
| 10221 | struct MipsGenInstrInfo : public TargetInstrInfo { |
| 10222 | explicit MipsGenInstrInfo(const TargetSubtargetInfo &STI, const TargetRegisterInfo &TRI, unsigned CFSetupOpcode = ~0u, unsigned CFDestroyOpcode = ~0u, unsigned CatchRetOpcode = ~0u, unsigned ReturnOpcode = ~0u); |
| 10223 | ~MipsGenInstrInfo() override = default; |
| 10224 | }; |
| 10225 | extern const int16_t MipsRegClassByHwModeTables[2][4]; |
| 10226 | |
| 10227 | } // namespace llvm |
| 10228 | |
| 10229 | namespace llvm::Mips { |
| 10230 | |
| 10231 | constexpr unsigned SUBOP_mem_mm_gp_simm7_lsl2_base = 0; |
| 10232 | constexpr unsigned SUBOP_mem_mm_gp_simm7_lsl2_offset = 1; |
| 10233 | constexpr unsigned SUBOP_mem_mm_sp_imm5_lsl2_base = 0; |
| 10234 | constexpr unsigned SUBOP_mem_mm_sp_imm5_lsl2_offset = 1; |
| 10235 | |
| 10236 | } // namespace llvm::Mips |
| 10237 | |
| 10238 | #endif // GET_INSTRINFO_HEADER |
| 10239 | |
| 10240 | #ifdef GET_INSTRINFO_HELPER_DECLS |
| 10241 | #undef GET_INSTRINFO_HELPER_DECLS |
| 10242 | |
| 10243 | |
| 10244 | #endif // GET_INSTRINFO_HELPER_DECLS |
| 10245 | |
| 10246 | #ifdef GET_INSTRINFO_HELPERS |
| 10247 | #undef GET_INSTRINFO_HELPERS |
| 10248 | |
| 10249 | |
| 10250 | #endif // GET_INSTRINFO_HELPERS |
| 10251 | |
| 10252 | #ifdef GET_INSTRINFO_CTOR_DTOR |
| 10253 | #undef GET_INSTRINFO_CTOR_DTOR |
| 10254 | |
| 10255 | namespace llvm { |
| 10256 | |
| 10257 | extern const MipsInstrTable MipsDescs; |
| 10258 | extern const unsigned MipsInstrNameIndices[]; |
| 10259 | extern const char MipsInstrNameData[]; |
| 10260 | MipsGenInstrInfo::MipsGenInstrInfo(const TargetSubtargetInfo &STI, const TargetRegisterInfo &TRI, unsigned CFSetupOpcode, unsigned CFDestroyOpcode, unsigned CatchRetOpcode, unsigned ReturnOpcode) |
| 10261 | : TargetInstrInfo(TRI, CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode, MipsRegClassByHwModeTables[STI.getHwMode(MCSubtargetInfo::HwMode_RegInfo)]) { |
| 10262 | InitMCInstrInfo(MipsDescs.Insts, MipsInstrNameIndices, MipsInstrNameData, nullptr, nullptr, 2923, &MipsRegClassByHwModeTables[0][0], 4); |
| 10263 | } |
| 10264 | |
| 10265 | } // namespace llvm |
| 10266 | |
| 10267 | #endif // GET_INSTRINFO_CTOR_DTOR |
| 10268 | |
| 10269 | #ifdef GET_INSTRINFO_MC_HELPER_DECLS |
| 10270 | #undef GET_INSTRINFO_MC_HELPER_DECLS |
| 10271 | |
| 10272 | namespace llvm { |
| 10273 | |
| 10274 | class MCInst; |
| 10275 | class FeatureBitset; |
| 10276 | |
| 10277 | namespace Mips_MC { |
| 10278 | |
| 10279 | void verifyInstructionPredicates(unsigned Opcode, const FeatureBitset &Features); |
| 10280 | |
| 10281 | } // namespace Mips_MC |
| 10282 | |
| 10283 | } // namespace llvm |
| 10284 | |
| 10285 | #endif // GET_INSTRINFO_MC_HELPER_DECLS |
| 10286 | |
| 10287 | #ifdef GET_INSTRINFO_MC_HELPERS |
| 10288 | #undef GET_INSTRINFO_MC_HELPERS |
| 10289 | |
| 10290 | namespace llvm::Mips_MC { |
| 10291 | |
| 10292 | |
| 10293 | } // namespace llvm::Mips_MC |
| 10294 | |
| 10295 | #endif // GET_INSTRINFO_MC_HELPERS |
| 10296 | |
| 10297 | #if (defined(ENABLE_INSTR_PREDICATE_VERIFIER) && !defined(NDEBUG)) ||\ |
| 10298 | defined(GET_AVAILABLE_OPCODE_CHECKER) |
| 10299 | #define GET_COMPUTE_FEATURES |
| 10300 | #endif |
| 10301 | #ifdef GET_COMPUTE_FEATURES |
| 10302 | #undef GET_COMPUTE_FEATURES |
| 10303 | |
| 10304 | namespace llvm::Mips_MC { |
| 10305 | |
| 10306 | // Bits for subtarget features that participate in instruction matching. |
| 10307 | enum SubtargetFeatureBits : uint8_t { |
| 10308 | Feature_IsPTR64bitBit = 37, |
| 10309 | Feature_IsPTR32bitBit = 36, |
| 10310 | Feature_UseCompactBranchesBit = 54, |
| 10311 | Feature_HasMips2Bit = 11, |
| 10312 | Feature_HasMips3_32Bit = 14, |
| 10313 | Feature_HasMips3_32r2Bit = 15, |
| 10314 | Feature_HasMips3Bit = 12, |
| 10315 | Feature_NotMips3Bit = 48, |
| 10316 | Feature_HasMips4_32Bit = 16, |
| 10317 | Feature_NotMips4_32Bit = 49, |
| 10318 | Feature_HasMips4_32r2Bit = 17, |
| 10319 | Feature_HasMips5_32r2Bit = 18, |
| 10320 | Feature_HasMips32Bit = 19, |
| 10321 | Feature_HasMips32r2Bit = 20, |
| 10322 | Feature_HasMips32r5Bit = 21, |
| 10323 | Feature_HasMips32r6Bit = 22, |
| 10324 | Feature_NotMips32r6Bit = 50, |
| 10325 | Feature_IsGP64bitBit = 33, |
| 10326 | Feature_IsGP32bitBit = 32, |
| 10327 | Feature_HasMips64Bit = 23, |
| 10328 | Feature_NotMips64Bit = 51, |
| 10329 | Feature_HasMips64r2Bit = 24, |
| 10330 | Feature_HasMips64r5Bit = 25, |
| 10331 | Feature_HasMips64r6Bit = 26, |
| 10332 | Feature_NotMips64r6Bit = 52, |
| 10333 | Feature_InMips16ModeBit = 30, |
| 10334 | Feature_NotInMips16ModeBit = 47, |
| 10335 | Feature_HasCnMipsBit = 1, |
| 10336 | Feature_NotCnMipsBit = 43, |
| 10337 | Feature_HasCnMipsPBit = 2, |
| 10338 | Feature_NotCnMipsPBit = 44, |
| 10339 | Feature_IsSym32Bit = 40, |
| 10340 | Feature_IsSym64Bit = 41, |
| 10341 | Feature_HasStdEncBit = 27, |
| 10342 | Feature_InMicroMipsBit = 29, |
| 10343 | Feature_NotInMicroMipsBit = 46, |
| 10344 | Feature_HasEVABit = 6, |
| 10345 | Feature_HasMSABit = 8, |
| 10346 | Feature_HasMadd4Bit = 10, |
| 10347 | Feature_HasMTBit = 9, |
| 10348 | Feature_UseIndirectJumpsHazardBit = 55, |
| 10349 | Feature_NoIndirectJumpGuardsBit = 42, |
| 10350 | Feature_IsR5900Bit = 38, |
| 10351 | Feature_NotR5900Bit = 53, |
| 10352 | Feature_HasCRCBit = 0, |
| 10353 | Feature_HasVirtBit = 28, |
| 10354 | Feature_HasGINVBit = 7, |
| 10355 | Feature_IsFP64bitBit = 31, |
| 10356 | Feature_NotFP64bitBit = 45, |
| 10357 | Feature_IsSingleFloatBit = 39, |
| 10358 | Feature_IsNotSingleFloatBit = 34, |
| 10359 | Feature_IsNotSoftFloatBit = 35, |
| 10360 | Feature_HasMips3DBit = 13, |
| 10361 | Feature_HasDSPBit = 3, |
| 10362 | Feature_HasDSPR2Bit = 4, |
| 10363 | Feature_HasDSPR3Bit = 5, |
| 10364 | }; |
| 10365 | |
| 10366 | inline FeatureBitset computeAvailableFeatures(const FeatureBitset &FB) { |
| 10367 | FeatureBitset Features; |
| 10368 | if (FB[Mips::FeaturePTR64Bit]) |
| 10369 | Features.set(Feature_IsPTR64bitBit); |
| 10370 | if (!FB[Mips::FeaturePTR64Bit]) |
| 10371 | Features.set(Feature_IsPTR32bitBit); |
| 10372 | if (FB[Mips::FeatureUseCompactBranches]) |
| 10373 | Features.set(Feature_UseCompactBranchesBit); |
| 10374 | if (FB[Mips::FeatureMips2]) |
| 10375 | Features.set(Feature_HasMips2Bit); |
| 10376 | if (FB[Mips::FeatureMips3_32]) |
| 10377 | Features.set(Feature_HasMips3_32Bit); |
| 10378 | if (FB[Mips::FeatureMips3_32r2]) |
| 10379 | Features.set(Feature_HasMips3_32r2Bit); |
| 10380 | if (FB[Mips::FeatureMips3]) |
| 10381 | Features.set(Feature_HasMips3Bit); |
| 10382 | if (!FB[Mips::FeatureMips3]) |
| 10383 | Features.set(Feature_NotMips3Bit); |
| 10384 | if (FB[Mips::FeatureMips4_32]) |
| 10385 | Features.set(Feature_HasMips4_32Bit); |
| 10386 | if (!FB[Mips::FeatureMips4_32]) |
| 10387 | Features.set(Feature_NotMips4_32Bit); |
| 10388 | if (FB[Mips::FeatureMips4_32r2]) |
| 10389 | Features.set(Feature_HasMips4_32r2Bit); |
| 10390 | if (FB[Mips::FeatureMips5_32r2]) |
| 10391 | Features.set(Feature_HasMips5_32r2Bit); |
| 10392 | if (FB[Mips::FeatureMips32]) |
| 10393 | Features.set(Feature_HasMips32Bit); |
| 10394 | if (FB[Mips::FeatureMips32r2]) |
| 10395 | Features.set(Feature_HasMips32r2Bit); |
| 10396 | if (FB[Mips::FeatureMips32r5]) |
| 10397 | Features.set(Feature_HasMips32r5Bit); |
| 10398 | if (FB[Mips::FeatureMips32r6]) |
| 10399 | Features.set(Feature_HasMips32r6Bit); |
| 10400 | if (!FB[Mips::FeatureMips32r6]) |
| 10401 | Features.set(Feature_NotMips32r6Bit); |
| 10402 | if (FB[Mips::FeatureGP64Bit]) |
| 10403 | Features.set(Feature_IsGP64bitBit); |
| 10404 | if (!FB[Mips::FeatureGP64Bit]) |
| 10405 | Features.set(Feature_IsGP32bitBit); |
| 10406 | if (FB[Mips::FeatureMips64]) |
| 10407 | Features.set(Feature_HasMips64Bit); |
| 10408 | if (!FB[Mips::FeatureMips64]) |
| 10409 | Features.set(Feature_NotMips64Bit); |
| 10410 | if (FB[Mips::FeatureMips64r2]) |
| 10411 | Features.set(Feature_HasMips64r2Bit); |
| 10412 | if (FB[Mips::FeatureMips64r5]) |
| 10413 | Features.set(Feature_HasMips64r5Bit); |
| 10414 | if (FB[Mips::FeatureMips64r6]) |
| 10415 | Features.set(Feature_HasMips64r6Bit); |
| 10416 | if (!FB[Mips::FeatureMips64r6]) |
| 10417 | Features.set(Feature_NotMips64r6Bit); |
| 10418 | if (FB[Mips::FeatureMips16]) |
| 10419 | Features.set(Feature_InMips16ModeBit); |
| 10420 | if (!FB[Mips::FeatureMips16]) |
| 10421 | Features.set(Feature_NotInMips16ModeBit); |
| 10422 | if (FB[Mips::FeatureCnMips]) |
| 10423 | Features.set(Feature_HasCnMipsBit); |
| 10424 | if (!FB[Mips::FeatureCnMips]) |
| 10425 | Features.set(Feature_NotCnMipsBit); |
| 10426 | if (FB[Mips::FeatureCnMipsP]) |
| 10427 | Features.set(Feature_HasCnMipsPBit); |
| 10428 | if (!FB[Mips::FeatureCnMipsP]) |
| 10429 | Features.set(Feature_NotCnMipsPBit); |
| 10430 | if (FB[Mips::FeatureSym32]) |
| 10431 | Features.set(Feature_IsSym32Bit); |
| 10432 | if (!FB[Mips::FeatureSym32]) |
| 10433 | Features.set(Feature_IsSym64Bit); |
| 10434 | if (!FB[Mips::FeatureMips16]) |
| 10435 | Features.set(Feature_HasStdEncBit); |
| 10436 | if (FB[Mips::FeatureMicroMips]) |
| 10437 | Features.set(Feature_InMicroMipsBit); |
| 10438 | if (!FB[Mips::FeatureMicroMips]) |
| 10439 | Features.set(Feature_NotInMicroMipsBit); |
| 10440 | if (FB[Mips::FeatureEVA]) |
| 10441 | Features.set(Feature_HasEVABit); |
| 10442 | if (FB[Mips::FeatureMSA]) |
| 10443 | Features.set(Feature_HasMSABit); |
| 10444 | if (!FB[Mips::FeatureNoMadd4]) |
| 10445 | Features.set(Feature_HasMadd4Bit); |
| 10446 | if (FB[Mips::FeatureMT]) |
| 10447 | Features.set(Feature_HasMTBit); |
| 10448 | if (FB[Mips::FeatureUseIndirectJumpsHazard]) |
| 10449 | Features.set(Feature_UseIndirectJumpsHazardBit); |
| 10450 | if (!FB[Mips::FeatureUseIndirectJumpsHazard]) |
| 10451 | Features.set(Feature_NoIndirectJumpGuardsBit); |
| 10452 | if (FB[Mips::FeatureR5900]) |
| 10453 | Features.set(Feature_IsR5900Bit); |
| 10454 | if (!FB[Mips::FeatureR5900]) |
| 10455 | Features.set(Feature_NotR5900Bit); |
| 10456 | if (FB[Mips::FeatureCRC]) |
| 10457 | Features.set(Feature_HasCRCBit); |
| 10458 | if (FB[Mips::FeatureVirt]) |
| 10459 | Features.set(Feature_HasVirtBit); |
| 10460 | if (FB[Mips::FeatureGINV]) |
| 10461 | Features.set(Feature_HasGINVBit); |
| 10462 | if (FB[Mips::FeatureFP64Bit]) |
| 10463 | Features.set(Feature_IsFP64bitBit); |
| 10464 | if (!FB[Mips::FeatureFP64Bit]) |
| 10465 | Features.set(Feature_NotFP64bitBit); |
| 10466 | if (FB[Mips::FeatureSingleFloat]) |
| 10467 | Features.set(Feature_IsSingleFloatBit); |
| 10468 | if (!FB[Mips::FeatureSingleFloat]) |
| 10469 | Features.set(Feature_IsNotSingleFloatBit); |
| 10470 | if (!FB[Mips::FeatureSoftFloat]) |
| 10471 | Features.set(Feature_IsNotSoftFloatBit); |
| 10472 | if (FB[Mips::FeatureMips3D]) |
| 10473 | Features.set(Feature_HasMips3DBit); |
| 10474 | if (FB[Mips::FeatureDSP]) |
| 10475 | Features.set(Feature_HasDSPBit); |
| 10476 | if (FB[Mips::FeatureDSPR2]) |
| 10477 | Features.set(Feature_HasDSPR2Bit); |
| 10478 | if (FB[Mips::FeatureDSPR3]) |
| 10479 | Features.set(Feature_HasDSPR3Bit); |
| 10480 | return Features; |
| 10481 | } |
| 10482 | |
| 10483 | inline FeatureBitset computeRequiredFeatures(unsigned Opcode) { |
| 10484 | enum : uint8_t { |
| 10485 | CEFBS_None, |
| 10486 | CEFBS_HasCnMips, |
| 10487 | CEFBS_HasCnMipsP, |
| 10488 | CEFBS_HasDSP, |
| 10489 | CEFBS_HasDSPR2, |
| 10490 | CEFBS_HasMT, |
| 10491 | CEFBS_InMicroMips, |
| 10492 | CEFBS_InMips16Mode, |
| 10493 | CEFBS_IsGP32bit, |
| 10494 | CEFBS_IsGP64bit, |
| 10495 | CEFBS_IsNotSingleFloat, |
| 10496 | CEFBS_IsNotSoftFloat, |
| 10497 | CEFBS_NotCnMips, |
| 10498 | CEFBS_NotInMips16Mode, |
| 10499 | CEFBS_NotR5900, |
| 10500 | CEFBS_HasDSP_NotInMicroMips, |
| 10501 | CEFBS_HasStdEnc_HasMSA, |
| 10502 | CEFBS_HasStdEnc_HasMips32, |
| 10503 | CEFBS_HasStdEnc_HasMips32r6, |
| 10504 | CEFBS_HasStdEnc_HasMips64, |
| 10505 | CEFBS_HasStdEnc_HasMips64r6, |
| 10506 | CEFBS_HasStdEnc_IsNotSoftFloat, |
| 10507 | CEFBS_HasStdEnc_NotInMicroMips, |
| 10508 | CEFBS_HasStdEnc_NotMips3, |
| 10509 | CEFBS_HasStdEnc_NotMips4_32, |
| 10510 | CEFBS_InMicroMips_HasDSP, |
| 10511 | CEFBS_InMicroMips_HasDSPR2, |
| 10512 | CEFBS_InMicroMips_HasDSPR3, |
| 10513 | CEFBS_InMicroMips_HasEVA, |
| 10514 | CEFBS_InMicroMips_HasMips32r6, |
| 10515 | CEFBS_InMicroMips_IsNotSoftFloat, |
| 10516 | CEFBS_InMicroMips_NotMips32r6, |
| 10517 | CEFBS_IsGP32bit_NotInMicroMips, |
| 10518 | CEFBS_NotInMips16Mode_HasDSP, |
| 10519 | CEFBS_NotInMips16Mode_IsGP64bit, |
| 10520 | CEFBS_NotInMips16Mode_IsNotSoftFloat, |
| 10521 | CEFBS_NotInMips16Mode_IsPTR64bit, |
| 10522 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, |
| 10523 | CEFBS_HasStdEnc_HasMSA_HasMips64, |
| 10524 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, |
| 10525 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, |
| 10526 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, |
| 10527 | CEFBS_HasStdEnc_HasMips32_NotInMicroMips, |
| 10528 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, |
| 10529 | CEFBS_HasStdEnc_HasMips32r5_NotInMicroMips, |
| 10530 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, |
| 10531 | CEFBS_HasStdEnc_HasMips3_32_NotInMicroMips, |
| 10532 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, |
| 10533 | CEFBS_HasStdEnc_HasMips64r5_HasVirt, |
| 10534 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, |
| 10535 | CEFBS_HasStdEnc_IsGP64bit_HasMips3, |
| 10536 | CEFBS_HasStdEnc_IsGP64bit_HasMips32r2, |
| 10537 | CEFBS_HasStdEnc_IsGP64bit_HasMips32r6, |
| 10538 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, |
| 10539 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, |
| 10540 | CEFBS_HasStdEnc_NotInMicroMips_NoIndirectJumpGuards, |
| 10541 | CEFBS_HasStdEnc_NotInMips16Mode_NotInMicroMips, |
| 10542 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, |
| 10543 | CEFBS_InMicroMips_HasMips32r5_HasVirt, |
| 10544 | CEFBS_InMicroMips_HasMips32r6_HasGINV, |
| 10545 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, |
| 10546 | CEFBS_InMicroMips_NotMips32r6_HasDSP, |
| 10547 | CEFBS_InMicroMips_NotMips32r6_HasEVA, |
| 10548 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, |
| 10549 | CEFBS_InMicroMips_NotMips32r6_NotMips64r6, |
| 10550 | CEFBS_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10551 | CEFBS_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10552 | CEFBS_NotInMips16Mode_IsGP64bit_NotInMicroMips, |
| 10553 | CEFBS_NotInMips16Mode_IsPTR64bit_NoIndirectJumpGuards, |
| 10554 | CEFBS_NotInMips16Mode_IsPTR64bit_NotInMicroMips, |
| 10555 | CEFBS_NotInMips16Mode_IsPTR64bit_UseIndirectJumpsHazard, |
| 10556 | CEFBS_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, |
| 10557 | CEFBS_HasMips3_NotMips64r6_NotCnMips_NotR5900, |
| 10558 | CEFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, |
| 10559 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, |
| 10560 | CEFBS_HasStdEnc_HasMips3_IsNotSoftFloat_IsNotSingleFloat, |
| 10561 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, |
| 10562 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6, |
| 10563 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, |
| 10564 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6, |
| 10565 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, |
| 10566 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, |
| 10567 | CEFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips, |
| 10568 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, |
| 10569 | CEFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, |
| 10570 | CEFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, |
| 10571 | CEFBS_HasStdEnc_HasMips64_NotMips64r6_NotInMicroMips, |
| 10572 | CEFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips, |
| 10573 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips4_32, |
| 10574 | CEFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, |
| 10575 | CEFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips, |
| 10576 | CEFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips, |
| 10577 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10578 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips4_32, |
| 10579 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, |
| 10580 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10581 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10582 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, |
| 10583 | CEFBS_NotInMips16Mode_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10584 | CEFBS_NotInMips16Mode_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, |
| 10585 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, |
| 10586 | CEFBS_HasStdEnc_HasMips2_NotR5900_IsNotSoftFloat_NotInMicroMips, |
| 10587 | CEFBS_HasStdEnc_HasMips2_NotR5900_NotCnMips_NotInMicroMips, |
| 10588 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, |
| 10589 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, |
| 10590 | CEFBS_HasStdEnc_HasMips32r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, |
| 10591 | CEFBS_HasStdEnc_HasMips32r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, |
| 10592 | CEFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips, |
| 10593 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, |
| 10594 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, |
| 10595 | CEFBS_HasStdEnc_HasMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, |
| 10596 | CEFBS_HasStdEnc_HasMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, |
| 10597 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, |
| 10598 | CEFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips, |
| 10599 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, |
| 10600 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10601 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_HasMips32r6_IsNotSoftFloat, |
| 10602 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, |
| 10603 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, |
| 10604 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10605 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, |
| 10606 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, |
| 10607 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10608 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, |
| 10609 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_IsNotSoftFloat_NotInMicroMips, |
| 10610 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32_IsNotSoftFloat_NotInMicroMips, |
| 10611 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, |
| 10612 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, |
| 10613 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat, |
| 10614 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, |
| 10615 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, |
| 10616 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips32r2_IsNotSoftFloat_NotInMicroMips, |
| 10617 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, |
| 10618 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, |
| 10619 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, |
| 10620 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_NotCnMips_NotInMicroMips, |
| 10621 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat_HasMadd4, |
| 10622 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, |
| 10623 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, |
| 10624 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, |
| 10625 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, |
| 10626 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, |
| 10627 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, |
| 10628 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10629 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10630 | CEFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, |
| 10631 | CEFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, |
| 10632 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10633 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, |
| 10634 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10635 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10636 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10637 | CEFBS_HasStdEnc_IsPTR64bit_HasMips3_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, |
| 10638 | CEFBS_HasStdEnc_IsPTR64bit_HasMips32r2_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, |
| 10639 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10640 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10641 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10642 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, |
| 10643 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, |
| 10644 | CEFBS_HasStdEnc_IsGP64bit_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, |
| 10645 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, |
| 10646 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, |
| 10647 | }; |
| 10648 | |
| 10649 | static constexpr FeatureBitset FeatureBitsets[] = { |
| 10650 | {}, // CEFBS_None |
| 10651 | {Feature_HasCnMipsBit, }, |
| 10652 | {Feature_HasCnMipsPBit, }, |
| 10653 | {Feature_HasDSPBit, }, |
| 10654 | {Feature_HasDSPR2Bit, }, |
| 10655 | {Feature_HasMTBit, }, |
| 10656 | {Feature_InMicroMipsBit, }, |
| 10657 | {Feature_InMips16ModeBit, }, |
| 10658 | {Feature_IsGP32bitBit, }, |
| 10659 | {Feature_IsGP64bitBit, }, |
| 10660 | {Feature_IsNotSingleFloatBit, }, |
| 10661 | {Feature_IsNotSoftFloatBit, }, |
| 10662 | {Feature_NotCnMipsBit, }, |
| 10663 | {Feature_NotInMips16ModeBit, }, |
| 10664 | {Feature_NotR5900Bit, }, |
| 10665 | {Feature_HasDSPBit, Feature_NotInMicroMipsBit, }, |
| 10666 | {Feature_HasStdEncBit, Feature_HasMSABit, }, |
| 10667 | {Feature_HasStdEncBit, Feature_HasMips32Bit, }, |
| 10668 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, }, |
| 10669 | {Feature_HasStdEncBit, Feature_HasMips64Bit, }, |
| 10670 | {Feature_HasStdEncBit, Feature_HasMips64r6Bit, }, |
| 10671 | {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, }, |
| 10672 | {Feature_HasStdEncBit, Feature_NotInMicroMipsBit, }, |
| 10673 | {Feature_HasStdEncBit, Feature_NotMips3Bit, }, |
| 10674 | {Feature_HasStdEncBit, Feature_NotMips4_32Bit, }, |
| 10675 | {Feature_InMicroMipsBit, Feature_HasDSPBit, }, |
| 10676 | {Feature_InMicroMipsBit, Feature_HasDSPR2Bit, }, |
| 10677 | {Feature_InMicroMipsBit, Feature_HasDSPR3Bit, }, |
| 10678 | {Feature_InMicroMipsBit, Feature_HasEVABit, }, |
| 10679 | {Feature_InMicroMipsBit, Feature_HasMips32r6Bit, }, |
| 10680 | {Feature_InMicroMipsBit, Feature_IsNotSoftFloatBit, }, |
| 10681 | {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, }, |
| 10682 | {Feature_IsGP32bitBit, Feature_NotInMicroMipsBit, }, |
| 10683 | {Feature_NotInMips16ModeBit, Feature_HasDSPBit, }, |
| 10684 | {Feature_NotInMips16ModeBit, Feature_IsGP64bitBit, }, |
| 10685 | {Feature_NotInMips16ModeBit, Feature_IsNotSoftFloatBit, }, |
| 10686 | {Feature_NotInMips16ModeBit, Feature_IsPTR64bitBit, }, |
| 10687 | {Feature_HasMips64Bit, Feature_HasCnMipsBit, Feature_NotInMicroMipsBit, }, |
| 10688 | {Feature_HasStdEncBit, Feature_HasMSABit, Feature_HasMips64Bit, }, |
| 10689 | {Feature_HasStdEncBit, Feature_HasMTBit, Feature_NotInMicroMipsBit, }, |
| 10690 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotInMicroMipsBit, }, |
| 10691 | {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotInMicroMipsBit, }, |
| 10692 | {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotInMicroMipsBit, }, |
| 10693 | {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotInMicroMipsBit, }, |
| 10694 | {Feature_HasStdEncBit, Feature_HasMips32r5Bit, Feature_NotInMicroMipsBit, }, |
| 10695 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_NotInMicroMipsBit, }, |
| 10696 | {Feature_HasStdEncBit, Feature_HasMips3_32Bit, Feature_NotInMicroMipsBit, }, |
| 10697 | {Feature_HasStdEncBit, Feature_HasMips64r2Bit, Feature_NotInMicroMipsBit, }, |
| 10698 | {Feature_HasStdEncBit, Feature_HasMips64r5Bit, Feature_HasVirtBit, }, |
| 10699 | {Feature_HasStdEncBit, Feature_HasMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10700 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips3Bit, }, |
| 10701 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips32r2Bit, }, |
| 10702 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips32r6Bit, }, |
| 10703 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips64r6Bit, }, |
| 10704 | {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10705 | {Feature_HasStdEncBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10706 | {Feature_HasStdEncBit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, }, |
| 10707 | {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, }, |
| 10708 | {Feature_InMicroMipsBit, Feature_HasMips32r5Bit, Feature_HasVirtBit, }, |
| 10709 | {Feature_InMicroMipsBit, Feature_HasMips32r6Bit, Feature_HasGINVBit, }, |
| 10710 | {Feature_InMicroMipsBit, Feature_HasMips32r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10711 | {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_HasDSPBit, }, |
| 10712 | {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_HasEVABit, }, |
| 10713 | {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10714 | {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, }, |
| 10715 | {Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10716 | {Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10717 | {Feature_NotInMips16ModeBit, Feature_IsGP64bitBit, Feature_NotInMicroMipsBit, }, |
| 10718 | {Feature_NotInMips16ModeBit, Feature_IsPTR64bitBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10719 | {Feature_NotInMips16ModeBit, Feature_IsPTR64bitBit, Feature_NotInMicroMipsBit, }, |
| 10720 | {Feature_NotInMips16ModeBit, Feature_IsPTR64bitBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10721 | {Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10722 | {Feature_HasMips3Bit, Feature_NotMips64r6Bit, Feature_NotCnMipsBit, Feature_NotR5900Bit, }, |
| 10723 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10724 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, }, |
| 10725 | {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_IsNotSoftFloatBit, Feature_IsNotSingleFloatBit, }, |
| 10726 | {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, }, |
| 10727 | {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, }, |
| 10728 | {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_HasEVABit, Feature_NotInMicroMipsBit, }, |
| 10729 | {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, }, |
| 10730 | {Feature_HasStdEncBit, Feature_HasMips32r5Bit, Feature_HasVirtBit, Feature_NotInMicroMipsBit, }, |
| 10731 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_HasCRCBit, Feature_NotInMicroMipsBit, }, |
| 10732 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_HasGINVBit, Feature_NotInMicroMipsBit, }, |
| 10733 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10734 | {Feature_HasStdEncBit, Feature_HasMips3_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10735 | {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10736 | {Feature_HasStdEncBit, Feature_HasMips64Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10737 | {Feature_HasStdEncBit, Feature_HasMips64r6Bit, Feature_HasCRCBit, Feature_NotInMicroMipsBit, }, |
| 10738 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips4_32Bit, }, |
| 10739 | {Feature_HasStdEncBit, Feature_IsGP32bitBit, Feature_HasMips32r6Bit, Feature_NotInMicroMipsBit, }, |
| 10740 | {Feature_HasStdEncBit, Feature_IsPTR32bitBit, Feature_HasMips32r6Bit, Feature_NotInMicroMipsBit, }, |
| 10741 | {Feature_HasStdEncBit, Feature_IsPTR64bitBit, Feature_HasMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10742 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10743 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips4_32Bit, }, |
| 10744 | {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10745 | {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10746 | {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10747 | {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, }, |
| 10748 | {Feature_NotInMips16ModeBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10749 | {Feature_NotInMips16ModeBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, }, |
| 10750 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10751 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotR5900Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10752 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotR5900Bit, Feature_NotCnMipsBit, Feature_NotInMicroMipsBit, }, |
| 10753 | {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotR5900Bit, }, |
| 10754 | {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10755 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10756 | {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10757 | {Feature_HasStdEncBit, Feature_HasMips3_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10758 | {Feature_HasStdEncBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10759 | {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10760 | {Feature_HasStdEncBit, Feature_HasMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10761 | {Feature_HasStdEncBit, Feature_HasMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10762 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10763 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips64Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10764 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10765 | {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10766 | {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips32r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10767 | {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10768 | {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10769 | {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10770 | {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotR5900Bit, Feature_NotInMicroMipsBit, }, |
| 10771 | {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_HasEVABit, Feature_NotInMicroMipsBit, }, |
| 10772 | {Feature_HasStdEncBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10773 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10774 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10775 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips3_32Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10776 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips3_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10777 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10778 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10779 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, }, |
| 10780 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10781 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10782 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10783 | {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10784 | {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotR5900Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10785 | {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotR5900Bit, Feature_NotCnMipsBit, Feature_NotInMicroMipsBit, }, |
| 10786 | {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, }, |
| 10787 | {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10788 | {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10789 | {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10790 | {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, Feature_NotInMicroMipsBit, }, |
| 10791 | {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_HasMadd4Bit, }, |
| 10792 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, }, |
| 10793 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10794 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10795 | {Feature_HasStdEncBit, Feature_IsPTR32bitBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotR5900Bit, Feature_NotInMicroMipsBit, }, |
| 10796 | {Feature_HasStdEncBit, Feature_IsPTR64bitBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotR5900Bit, Feature_NotInMicroMipsBit, }, |
| 10797 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10798 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMips3DBit, }, |
| 10799 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10800 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10801 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips5_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10802 | {Feature_HasStdEncBit, Feature_IsPTR64bitBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, }, |
| 10803 | {Feature_HasStdEncBit, Feature_IsPTR64bitBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMips16ModeBit, Feature_NotInMicroMipsBit, Feature_UseIndirectJumpsHazardBit, }, |
| 10804 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10805 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10806 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips5_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10807 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, Feature_NotInMicroMipsBit, }, |
| 10808 | {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_HasMadd4Bit, }, |
| 10809 | {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_IsFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, }, |
| 10810 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, Feature_NotInMicroMipsBit, }, |
| 10811 | {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSingleFloatBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_HasMadd4Bit, }, |
| 10812 | }; |
| 10813 | static constexpr uint8_t RequiredFeaturesRefs[] = { |
| 10814 | CEFBS_None, // PHI |
| 10815 | CEFBS_None, // INLINEASM |
| 10816 | CEFBS_None, // INLINEASM_BR |
| 10817 | CEFBS_None, // CFI_INSTRUCTION |
| 10818 | CEFBS_None, // EH_LABEL |
| 10819 | CEFBS_None, // GC_LABEL |
| 10820 | CEFBS_None, // ANNOTATION_LABEL |
| 10821 | CEFBS_None, // KILL |
| 10822 | CEFBS_None, // EXTRACT_SUBREG |
| 10823 | CEFBS_None, // INSERT_SUBREG |
| 10824 | CEFBS_None, // IMPLICIT_DEF |
| 10825 | CEFBS_None, // INIT_UNDEF |
| 10826 | CEFBS_None, // SUBREG_TO_REG |
| 10827 | CEFBS_None, // COPY_TO_REGCLASS |
| 10828 | CEFBS_None, // DBG_VALUE |
| 10829 | CEFBS_None, // DBG_VALUE_LIST |
| 10830 | CEFBS_None, // DBG_INSTR_REF |
| 10831 | CEFBS_None, // DBG_PHI |
| 10832 | CEFBS_None, // DBG_LABEL |
| 10833 | CEFBS_None, // REG_SEQUENCE |
| 10834 | CEFBS_None, // COPY |
| 10835 | CEFBS_None, // COPY_LANEMASK |
| 10836 | CEFBS_None, // BUNDLE |
| 10837 | CEFBS_None, // LIFETIME_START |
| 10838 | CEFBS_None, // LIFETIME_END |
| 10839 | CEFBS_None, // PSEUDO_PROBE |
| 10840 | CEFBS_None, // ARITH_FENCE |
| 10841 | CEFBS_None, // STACKMAP |
| 10842 | CEFBS_None, // FENTRY_CALL |
| 10843 | CEFBS_None, // PATCHPOINT |
| 10844 | CEFBS_None, // LOAD_STACK_GUARD |
| 10845 | CEFBS_None, // PREALLOCATED_SETUP |
| 10846 | CEFBS_None, // PREALLOCATED_ARG |
| 10847 | CEFBS_None, // STATEPOINT |
| 10848 | CEFBS_None, // LOCAL_ESCAPE |
| 10849 | CEFBS_None, // FAULTING_OP |
| 10850 | CEFBS_None, // PATCHABLE_OP |
| 10851 | CEFBS_None, // PATCHABLE_FUNCTION_ENTER |
| 10852 | CEFBS_None, // PATCHABLE_RET |
| 10853 | CEFBS_None, // PATCHABLE_FUNCTION_EXIT |
| 10854 | CEFBS_None, // PATCHABLE_TAIL_CALL |
| 10855 | CEFBS_None, // PATCHABLE_EVENT_CALL |
| 10856 | CEFBS_None, // PATCHABLE_TYPED_EVENT_CALL |
| 10857 | CEFBS_None, // ICALL_BRANCH_FUNNEL |
| 10858 | CEFBS_None, // FAKE_USE |
| 10859 | CEFBS_None, // MEMBARRIER |
| 10860 | CEFBS_None, // JUMP_TABLE_DEBUG_INFO |
| 10861 | CEFBS_None, // RELOC_NONE |
| 10862 | CEFBS_None, // CONVERGENCECTRL_ENTRY |
| 10863 | CEFBS_None, // CONVERGENCECTRL_ANCHOR |
| 10864 | CEFBS_None, // CONVERGENCECTRL_LOOP |
| 10865 | CEFBS_None, // CONVERGENCECTRL_GLUE |
| 10866 | CEFBS_None, // G_ASSERT_SEXT |
| 10867 | CEFBS_None, // G_ASSERT_ZEXT |
| 10868 | CEFBS_None, // G_ASSERT_ALIGN |
| 10869 | CEFBS_None, // G_ADD |
| 10870 | CEFBS_None, // G_SUB |
| 10871 | CEFBS_None, // G_MUL |
| 10872 | CEFBS_None, // G_SDIV |
| 10873 | CEFBS_None, // G_UDIV |
| 10874 | CEFBS_None, // G_SREM |
| 10875 | CEFBS_None, // G_UREM |
| 10876 | CEFBS_None, // G_SDIVREM |
| 10877 | CEFBS_None, // G_UDIVREM |
| 10878 | CEFBS_None, // G_AND |
| 10879 | CEFBS_None, // G_OR |
| 10880 | CEFBS_None, // G_XOR |
| 10881 | CEFBS_None, // G_ABDS |
| 10882 | CEFBS_None, // G_ABDU |
| 10883 | CEFBS_None, // G_UAVGFLOOR |
| 10884 | CEFBS_None, // G_UAVGCEIL |
| 10885 | CEFBS_None, // G_SAVGFLOOR |
| 10886 | CEFBS_None, // G_SAVGCEIL |
| 10887 | CEFBS_None, // G_IMPLICIT_DEF |
| 10888 | CEFBS_None, // G_PHI |
| 10889 | CEFBS_None, // G_FRAME_INDEX |
| 10890 | CEFBS_None, // G_GLOBAL_VALUE |
| 10891 | CEFBS_None, // G_PTRAUTH_GLOBAL_VALUE |
| 10892 | CEFBS_None, // G_CONSTANT_POOL |
| 10893 | CEFBS_None, // G_EXTRACT |
| 10894 | CEFBS_None, // G_UNMERGE_VALUES |
| 10895 | CEFBS_None, // G_INSERT |
| 10896 | CEFBS_None, // G_MERGE_VALUES |
| 10897 | CEFBS_None, // G_BUILD_VECTOR |
| 10898 | CEFBS_None, // G_BUILD_VECTOR_TRUNC |
| 10899 | CEFBS_None, // G_CONCAT_VECTORS |
| 10900 | CEFBS_None, // G_PTRTOINT |
| 10901 | CEFBS_None, // G_INTTOPTR |
| 10902 | CEFBS_None, // G_BITCAST |
| 10903 | CEFBS_None, // G_FREEZE |
| 10904 | CEFBS_None, // G_CONSTANT_FOLD_BARRIER |
| 10905 | CEFBS_None, // G_INTRINSIC_FPTRUNC_ROUND |
| 10906 | CEFBS_None, // G_INTRINSIC_TRUNC |
| 10907 | CEFBS_None, // G_INTRINSIC_ROUND |
| 10908 | CEFBS_None, // G_INTRINSIC_LRINT |
| 10909 | CEFBS_None, // G_INTRINSIC_LLRINT |
| 10910 | CEFBS_None, // G_INTRINSIC_ROUNDEVEN |
| 10911 | CEFBS_None, // G_READCYCLECOUNTER |
| 10912 | CEFBS_None, // G_READSTEADYCOUNTER |
| 10913 | CEFBS_None, // G_LOAD |
| 10914 | CEFBS_None, // G_SEXTLOAD |
| 10915 | CEFBS_None, // G_ZEXTLOAD |
| 10916 | CEFBS_None, // G_FPEXTLOAD |
| 10917 | CEFBS_None, // G_INDEXED_LOAD |
| 10918 | CEFBS_None, // G_INDEXED_SEXTLOAD |
| 10919 | CEFBS_None, // G_INDEXED_ZEXTLOAD |
| 10920 | CEFBS_None, // G_STORE |
| 10921 | CEFBS_None, // G_FPTRUNCSTORE |
| 10922 | CEFBS_None, // G_INDEXED_STORE |
| 10923 | CEFBS_None, // G_ATOMIC_CMPXCHG_WITH_SUCCESS |
| 10924 | CEFBS_None, // G_ATOMIC_CMPXCHG |
| 10925 | CEFBS_None, // G_ATOMICRMW_XCHG |
| 10926 | CEFBS_None, // G_ATOMICRMW_ADD |
| 10927 | CEFBS_None, // G_ATOMICRMW_SUB |
| 10928 | CEFBS_None, // G_ATOMICRMW_AND |
| 10929 | CEFBS_None, // G_ATOMICRMW_NAND |
| 10930 | CEFBS_None, // G_ATOMICRMW_OR |
| 10931 | CEFBS_None, // G_ATOMICRMW_XOR |
| 10932 | CEFBS_None, // G_ATOMICRMW_MAX |
| 10933 | CEFBS_None, // G_ATOMICRMW_MIN |
| 10934 | CEFBS_None, // G_ATOMICRMW_UMAX |
| 10935 | CEFBS_None, // G_ATOMICRMW_UMIN |
| 10936 | CEFBS_None, // G_ATOMICRMW_FADD |
| 10937 | CEFBS_None, // G_ATOMICRMW_FSUB |
| 10938 | CEFBS_None, // G_ATOMICRMW_FMAX |
| 10939 | CEFBS_None, // G_ATOMICRMW_FMIN |
| 10940 | CEFBS_None, // G_ATOMICRMW_FMAXIMUM |
| 10941 | CEFBS_None, // G_ATOMICRMW_FMINIMUM |
| 10942 | CEFBS_None, // G_ATOMICRMW_FMAXIMUMNUM |
| 10943 | CEFBS_None, // G_ATOMICRMW_FMINIMUMNUM |
| 10944 | CEFBS_None, // G_ATOMICRMW_UINC_WRAP |
| 10945 | CEFBS_None, // G_ATOMICRMW_UDEC_WRAP |
| 10946 | CEFBS_None, // G_ATOMICRMW_USUB_COND |
| 10947 | CEFBS_None, // G_ATOMICRMW_USUB_SAT |
| 10948 | CEFBS_None, // G_FENCE |
| 10949 | CEFBS_None, // G_PREFETCH |
| 10950 | CEFBS_None, // G_BRCOND |
| 10951 | CEFBS_None, // G_BRINDIRECT |
| 10952 | CEFBS_None, // G_INVOKE_REGION_START |
| 10953 | CEFBS_None, // G_INTRINSIC |
| 10954 | CEFBS_None, // G_INTRINSIC_W_SIDE_EFFECTS |
| 10955 | CEFBS_None, // G_INTRINSIC_CONVERGENT |
| 10956 | CEFBS_None, // G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS |
| 10957 | CEFBS_None, // G_ANYEXT |
| 10958 | CEFBS_None, // G_TRUNC |
| 10959 | CEFBS_None, // G_TRUNC_SSAT_S |
| 10960 | CEFBS_None, // G_TRUNC_SSAT_U |
| 10961 | CEFBS_None, // G_TRUNC_USAT_U |
| 10962 | CEFBS_None, // G_CONSTANT |
| 10963 | CEFBS_None, // G_FCONSTANT |
| 10964 | CEFBS_None, // G_VASTART |
| 10965 | CEFBS_None, // G_VAARG |
| 10966 | CEFBS_None, // G_SEXT |
| 10967 | CEFBS_None, // G_SEXT_INREG |
| 10968 | CEFBS_None, // G_ZEXT |
| 10969 | CEFBS_None, // G_SHL |
| 10970 | CEFBS_None, // G_LSHR |
| 10971 | CEFBS_None, // G_ASHR |
| 10972 | CEFBS_None, // G_FSHL |
| 10973 | CEFBS_None, // G_FSHR |
| 10974 | CEFBS_None, // G_ROTR |
| 10975 | CEFBS_None, // G_ROTL |
| 10976 | CEFBS_None, // G_ICMP |
| 10977 | CEFBS_None, // G_FCMP |
| 10978 | CEFBS_None, // G_SCMP |
| 10979 | CEFBS_None, // G_UCMP |
| 10980 | CEFBS_None, // G_SELECT |
| 10981 | CEFBS_None, // G_UADDO |
| 10982 | CEFBS_None, // G_UADDE |
| 10983 | CEFBS_None, // G_USUBO |
| 10984 | CEFBS_None, // G_USUBE |
| 10985 | CEFBS_None, // G_SADDO |
| 10986 | CEFBS_None, // G_SADDE |
| 10987 | CEFBS_None, // G_SSUBO |
| 10988 | CEFBS_None, // G_SSUBE |
| 10989 | CEFBS_None, // G_UMULO |
| 10990 | CEFBS_None, // G_SMULO |
| 10991 | CEFBS_None, // G_UMULH |
| 10992 | CEFBS_None, // G_SMULH |
| 10993 | CEFBS_None, // G_UADDSAT |
| 10994 | CEFBS_None, // G_SADDSAT |
| 10995 | CEFBS_None, // G_USUBSAT |
| 10996 | CEFBS_None, // G_SSUBSAT |
| 10997 | CEFBS_None, // G_USHLSAT |
| 10998 | CEFBS_None, // G_SSHLSAT |
| 10999 | CEFBS_None, // G_SMULFIX |
| 11000 | CEFBS_None, // G_UMULFIX |
| 11001 | CEFBS_None, // G_SMULFIXSAT |
| 11002 | CEFBS_None, // G_UMULFIXSAT |
| 11003 | CEFBS_None, // G_SDIVFIX |
| 11004 | CEFBS_None, // G_UDIVFIX |
| 11005 | CEFBS_None, // G_SDIVFIXSAT |
| 11006 | CEFBS_None, // G_UDIVFIXSAT |
| 11007 | CEFBS_None, // G_FADD |
| 11008 | CEFBS_None, // G_FSUB |
| 11009 | CEFBS_None, // G_FMUL |
| 11010 | CEFBS_None, // G_FMA |
| 11011 | CEFBS_None, // G_FMAD |
| 11012 | CEFBS_None, // G_FDIV |
| 11013 | CEFBS_None, // G_FREM |
| 11014 | CEFBS_None, // G_FMODF |
| 11015 | CEFBS_None, // G_FPOW |
| 11016 | CEFBS_None, // G_FPOWI |
| 11017 | CEFBS_None, // G_FEXP |
| 11018 | CEFBS_None, // G_FEXP2 |
| 11019 | CEFBS_None, // G_FEXP10 |
| 11020 | CEFBS_None, // G_FLOG |
| 11021 | CEFBS_None, // G_FLOG2 |
| 11022 | CEFBS_None, // G_FLOG10 |
| 11023 | CEFBS_None, // G_FLDEXP |
| 11024 | CEFBS_None, // G_FFREXP |
| 11025 | CEFBS_None, // G_FNEG |
| 11026 | CEFBS_None, // G_FPEXT |
| 11027 | CEFBS_None, // G_FPTRUNC |
| 11028 | CEFBS_None, // G_FPTOSI |
| 11029 | CEFBS_None, // G_FPTOUI |
| 11030 | CEFBS_None, // G_SITOFP |
| 11031 | CEFBS_None, // G_UITOFP |
| 11032 | CEFBS_None, // G_FPTOSI_SAT |
| 11033 | CEFBS_None, // G_FPTOUI_SAT |
| 11034 | CEFBS_None, // G_FABS |
| 11035 | CEFBS_None, // G_FCOPYSIGN |
| 11036 | CEFBS_None, // G_IS_FPCLASS |
| 11037 | CEFBS_None, // G_FCANONICALIZE |
| 11038 | CEFBS_None, // G_FMINNUM |
| 11039 | CEFBS_None, // G_FMAXNUM |
| 11040 | CEFBS_None, // G_FMINNUM_IEEE |
| 11041 | CEFBS_None, // G_FMAXNUM_IEEE |
| 11042 | CEFBS_None, // G_FMINIMUM |
| 11043 | CEFBS_None, // G_FMAXIMUM |
| 11044 | CEFBS_None, // G_FMINIMUMNUM |
| 11045 | CEFBS_None, // G_FMAXIMUMNUM |
| 11046 | CEFBS_None, // G_GET_FPENV |
| 11047 | CEFBS_None, // G_SET_FPENV |
| 11048 | CEFBS_None, // G_RESET_FPENV |
| 11049 | CEFBS_None, // G_GET_FPMODE |
| 11050 | CEFBS_None, // G_SET_FPMODE |
| 11051 | CEFBS_None, // G_RESET_FPMODE |
| 11052 | CEFBS_None, // G_GET_ROUNDING |
| 11053 | CEFBS_None, // G_SET_ROUNDING |
| 11054 | CEFBS_None, // G_PTR_ADD |
| 11055 | CEFBS_None, // G_PTRMASK |
| 11056 | CEFBS_None, // G_SMIN |
| 11057 | CEFBS_None, // G_SMAX |
| 11058 | CEFBS_None, // G_UMIN |
| 11059 | CEFBS_None, // G_UMAX |
| 11060 | CEFBS_None, // G_ABS |
| 11061 | CEFBS_None, // G_LROUND |
| 11062 | CEFBS_None, // G_LLROUND |
| 11063 | CEFBS_None, // G_BR |
| 11064 | CEFBS_None, // G_BRJT |
| 11065 | CEFBS_None, // G_VSCALE |
| 11066 | CEFBS_None, // G_INSERT_SUBVECTOR |
| 11067 | CEFBS_None, // G_EXTRACT_SUBVECTOR |
| 11068 | CEFBS_None, // G_INSERT_VECTOR_ELT |
| 11069 | CEFBS_None, // G_EXTRACT_VECTOR_ELT |
| 11070 | CEFBS_None, // G_SHUFFLE_VECTOR |
| 11071 | CEFBS_None, // G_SPLAT_VECTOR |
| 11072 | CEFBS_None, // G_STEP_VECTOR |
| 11073 | CEFBS_None, // G_VECTOR_COMPRESS |
| 11074 | CEFBS_None, // G_CTTZ |
| 11075 | CEFBS_None, // G_CTTZ_ZERO_POISON |
| 11076 | CEFBS_None, // G_CTLZ |
| 11077 | CEFBS_None, // G_CTLZ_ZERO_POISON |
| 11078 | CEFBS_None, // G_CTLS |
| 11079 | CEFBS_None, // G_CTPOP |
| 11080 | CEFBS_None, // G_BSWAP |
| 11081 | CEFBS_None, // G_BITREVERSE |
| 11082 | CEFBS_None, // G_CLMUL |
| 11083 | CEFBS_None, // G_FCEIL |
| 11084 | CEFBS_None, // G_FCOS |
| 11085 | CEFBS_None, // G_FSIN |
| 11086 | CEFBS_None, // G_FSINCOS |
| 11087 | CEFBS_None, // G_FTAN |
| 11088 | CEFBS_None, // G_FACOS |
| 11089 | CEFBS_None, // G_FASIN |
| 11090 | CEFBS_None, // G_FATAN |
| 11091 | CEFBS_None, // G_FATAN2 |
| 11092 | CEFBS_None, // G_FCOSH |
| 11093 | CEFBS_None, // G_FSINH |
| 11094 | CEFBS_None, // G_FTANH |
| 11095 | CEFBS_None, // G_FSQRT |
| 11096 | CEFBS_None, // G_FFLOOR |
| 11097 | CEFBS_None, // G_FRINT |
| 11098 | CEFBS_None, // G_FNEARBYINT |
| 11099 | CEFBS_None, // G_ADDRSPACE_CAST |
| 11100 | CEFBS_None, // G_BLOCK_ADDR |
| 11101 | CEFBS_None, // G_JUMP_TABLE |
| 11102 | CEFBS_None, // G_DYN_STACKALLOC |
| 11103 | CEFBS_None, // G_STACKSAVE |
| 11104 | CEFBS_None, // G_STACKRESTORE |
| 11105 | CEFBS_None, // G_STRICT_FADD |
| 11106 | CEFBS_None, // G_STRICT_FSUB |
| 11107 | CEFBS_None, // G_STRICT_FMUL |
| 11108 | CEFBS_None, // G_STRICT_FDIV |
| 11109 | CEFBS_None, // G_STRICT_FREM |
| 11110 | CEFBS_None, // G_STRICT_FMA |
| 11111 | CEFBS_None, // G_STRICT_FSQRT |
| 11112 | CEFBS_None, // G_STRICT_FLDEXP |
| 11113 | CEFBS_None, // G_STRICT_FCMP |
| 11114 | CEFBS_None, // G_STRICT_FCMPS |
| 11115 | CEFBS_None, // G_READ_REGISTER |
| 11116 | CEFBS_None, // G_WRITE_REGISTER |
| 11117 | CEFBS_None, // G_MEMCPY |
| 11118 | CEFBS_None, // G_MEMCPY_INLINE |
| 11119 | CEFBS_None, // G_MEMMOVE |
| 11120 | CEFBS_None, // G_MEMSET |
| 11121 | CEFBS_None, // G_BZERO |
| 11122 | CEFBS_None, // G_MEMSET_INLINE |
| 11123 | CEFBS_None, // G_TRAP |
| 11124 | CEFBS_None, // G_DEBUGTRAP |
| 11125 | CEFBS_None, // G_UBSANTRAP |
| 11126 | CEFBS_None, // G_VECREDUCE_SEQ_FADD |
| 11127 | CEFBS_None, // G_VECREDUCE_SEQ_FMUL |
| 11128 | CEFBS_None, // G_VECREDUCE_FADD |
| 11129 | CEFBS_None, // G_VECREDUCE_FMUL |
| 11130 | CEFBS_None, // G_VECREDUCE_FMAX |
| 11131 | CEFBS_None, // G_VECREDUCE_FMIN |
| 11132 | CEFBS_None, // G_VECREDUCE_FMAXIMUM |
| 11133 | CEFBS_None, // G_VECREDUCE_FMINIMUM |
| 11134 | CEFBS_None, // G_VECREDUCE_ADD |
| 11135 | CEFBS_None, // G_VECREDUCE_MUL |
| 11136 | CEFBS_None, // G_VECREDUCE_AND |
| 11137 | CEFBS_None, // G_VECREDUCE_OR |
| 11138 | CEFBS_None, // G_VECREDUCE_XOR |
| 11139 | CEFBS_None, // G_VECREDUCE_SMAX |
| 11140 | CEFBS_None, // G_VECREDUCE_SMIN |
| 11141 | CEFBS_None, // G_VECREDUCE_UMAX |
| 11142 | CEFBS_None, // G_VECREDUCE_UMIN |
| 11143 | CEFBS_None, // G_SBFX |
| 11144 | CEFBS_None, // G_UBFX |
| 11145 | CEFBS_None, // ABSMacro |
| 11146 | CEFBS_None, // ADJCALLSTACKDOWN |
| 11147 | CEFBS_None, // ADJCALLSTACKUP |
| 11148 | CEFBS_HasStdEnc_HasMSA, // AND_V_D_PSEUDO |
| 11149 | CEFBS_HasStdEnc_HasMSA, // AND_V_H_PSEUDO |
| 11150 | CEFBS_HasStdEnc_HasMSA, // AND_V_W_PSEUDO |
| 11151 | CEFBS_NotInMips16Mode, // ATOMIC_CMP_SWAP_I16 |
| 11152 | CEFBS_NotR5900, // ATOMIC_CMP_SWAP_I16_POSTRA |
| 11153 | CEFBS_NotInMips16Mode, // ATOMIC_CMP_SWAP_I32 |
| 11154 | CEFBS_NotR5900, // ATOMIC_CMP_SWAP_I32_POSTRA |
| 11155 | CEFBS_NotInMips16Mode, // ATOMIC_CMP_SWAP_I64 |
| 11156 | CEFBS_NotR5900, // ATOMIC_CMP_SWAP_I64_POSTRA |
| 11157 | CEFBS_NotInMips16Mode, // ATOMIC_CMP_SWAP_I8 |
| 11158 | CEFBS_NotR5900, // ATOMIC_CMP_SWAP_I8_POSTRA |
| 11159 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_ADD_I16 |
| 11160 | CEFBS_NotR5900, // ATOMIC_LOAD_ADD_I16_POSTRA |
| 11161 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_ADD_I32 |
| 11162 | CEFBS_NotR5900, // ATOMIC_LOAD_ADD_I32_POSTRA |
| 11163 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_ADD_I64 |
| 11164 | CEFBS_NotR5900, // ATOMIC_LOAD_ADD_I64_POSTRA |
| 11165 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_ADD_I8 |
| 11166 | CEFBS_NotR5900, // ATOMIC_LOAD_ADD_I8_POSTRA |
| 11167 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_AND_I16 |
| 11168 | CEFBS_NotR5900, // ATOMIC_LOAD_AND_I16_POSTRA |
| 11169 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_AND_I32 |
| 11170 | CEFBS_NotR5900, // ATOMIC_LOAD_AND_I32_POSTRA |
| 11171 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_AND_I64 |
| 11172 | CEFBS_NotR5900, // ATOMIC_LOAD_AND_I64_POSTRA |
| 11173 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_AND_I8 |
| 11174 | CEFBS_NotR5900, // ATOMIC_LOAD_AND_I8_POSTRA |
| 11175 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MAX_I16 |
| 11176 | CEFBS_NotR5900, // ATOMIC_LOAD_MAX_I16_POSTRA |
| 11177 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MAX_I32 |
| 11178 | CEFBS_NotR5900, // ATOMIC_LOAD_MAX_I32_POSTRA |
| 11179 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MAX_I64 |
| 11180 | CEFBS_NotR5900, // ATOMIC_LOAD_MAX_I64_POSTRA |
| 11181 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MAX_I8 |
| 11182 | CEFBS_NotR5900, // ATOMIC_LOAD_MAX_I8_POSTRA |
| 11183 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MIN_I16 |
| 11184 | CEFBS_NotR5900, // ATOMIC_LOAD_MIN_I16_POSTRA |
| 11185 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MIN_I32 |
| 11186 | CEFBS_NotR5900, // ATOMIC_LOAD_MIN_I32_POSTRA |
| 11187 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MIN_I64 |
| 11188 | CEFBS_NotR5900, // ATOMIC_LOAD_MIN_I64_POSTRA |
| 11189 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_MIN_I8 |
| 11190 | CEFBS_NotR5900, // ATOMIC_LOAD_MIN_I8_POSTRA |
| 11191 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_NAND_I16 |
| 11192 | CEFBS_NotR5900, // ATOMIC_LOAD_NAND_I16_POSTRA |
| 11193 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_NAND_I32 |
| 11194 | CEFBS_NotR5900, // ATOMIC_LOAD_NAND_I32_POSTRA |
| 11195 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_NAND_I64 |
| 11196 | CEFBS_NotR5900, // ATOMIC_LOAD_NAND_I64_POSTRA |
| 11197 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_NAND_I8 |
| 11198 | CEFBS_NotR5900, // ATOMIC_LOAD_NAND_I8_POSTRA |
| 11199 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_OR_I16 |
| 11200 | CEFBS_NotR5900, // ATOMIC_LOAD_OR_I16_POSTRA |
| 11201 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_OR_I32 |
| 11202 | CEFBS_NotR5900, // ATOMIC_LOAD_OR_I32_POSTRA |
| 11203 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_OR_I64 |
| 11204 | CEFBS_NotR5900, // ATOMIC_LOAD_OR_I64_POSTRA |
| 11205 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_OR_I8 |
| 11206 | CEFBS_NotR5900, // ATOMIC_LOAD_OR_I8_POSTRA |
| 11207 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_SUB_I16 |
| 11208 | CEFBS_NotR5900, // ATOMIC_LOAD_SUB_I16_POSTRA |
| 11209 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_SUB_I32 |
| 11210 | CEFBS_NotR5900, // ATOMIC_LOAD_SUB_I32_POSTRA |
| 11211 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_SUB_I64 |
| 11212 | CEFBS_NotR5900, // ATOMIC_LOAD_SUB_I64_POSTRA |
| 11213 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_SUB_I8 |
| 11214 | CEFBS_NotR5900, // ATOMIC_LOAD_SUB_I8_POSTRA |
| 11215 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMAX_I16 |
| 11216 | CEFBS_NotR5900, // ATOMIC_LOAD_UMAX_I16_POSTRA |
| 11217 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMAX_I32 |
| 11218 | CEFBS_NotR5900, // ATOMIC_LOAD_UMAX_I32_POSTRA |
| 11219 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMAX_I64 |
| 11220 | CEFBS_NotR5900, // ATOMIC_LOAD_UMAX_I64_POSTRA |
| 11221 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMAX_I8 |
| 11222 | CEFBS_NotR5900, // ATOMIC_LOAD_UMAX_I8_POSTRA |
| 11223 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMIN_I16 |
| 11224 | CEFBS_NotR5900, // ATOMIC_LOAD_UMIN_I16_POSTRA |
| 11225 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMIN_I32 |
| 11226 | CEFBS_NotR5900, // ATOMIC_LOAD_UMIN_I32_POSTRA |
| 11227 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMIN_I64 |
| 11228 | CEFBS_NotR5900, // ATOMIC_LOAD_UMIN_I64_POSTRA |
| 11229 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_UMIN_I8 |
| 11230 | CEFBS_NotR5900, // ATOMIC_LOAD_UMIN_I8_POSTRA |
| 11231 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_XOR_I16 |
| 11232 | CEFBS_NotR5900, // ATOMIC_LOAD_XOR_I16_POSTRA |
| 11233 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_XOR_I32 |
| 11234 | CEFBS_NotR5900, // ATOMIC_LOAD_XOR_I32_POSTRA |
| 11235 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_XOR_I64 |
| 11236 | CEFBS_NotR5900, // ATOMIC_LOAD_XOR_I64_POSTRA |
| 11237 | CEFBS_NotInMips16Mode, // ATOMIC_LOAD_XOR_I8 |
| 11238 | CEFBS_NotR5900, // ATOMIC_LOAD_XOR_I8_POSTRA |
| 11239 | CEFBS_NotInMips16Mode, // ATOMIC_SWAP_I16 |
| 11240 | CEFBS_NotR5900, // ATOMIC_SWAP_I16_POSTRA |
| 11241 | CEFBS_NotInMips16Mode, // ATOMIC_SWAP_I32 |
| 11242 | CEFBS_NotR5900, // ATOMIC_SWAP_I32_POSTRA |
| 11243 | CEFBS_NotInMips16Mode, // ATOMIC_SWAP_I64 |
| 11244 | CEFBS_NotR5900, // ATOMIC_SWAP_I64_POSTRA |
| 11245 | CEFBS_NotInMips16Mode, // ATOMIC_SWAP_I8 |
| 11246 | CEFBS_NotR5900, // ATOMIC_SWAP_I8_POSTRA |
| 11247 | CEFBS_HasStdEnc_NotInMicroMips, // B |
| 11248 | CEFBS_HasStdEnc_NotInMicroMips, // BAL_BR |
| 11249 | CEFBS_InMicroMips_NotMips32r6, // BAL_BR_MM |
| 11250 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BEQLImmMacro |
| 11251 | CEFBS_None, // BGE |
| 11252 | CEFBS_None, // BGEImmMacro |
| 11253 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGEL |
| 11254 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGELImmMacro |
| 11255 | CEFBS_None, // BGEU |
| 11256 | CEFBS_None, // BGEUImmMacro |
| 11257 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGEUL |
| 11258 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGEULImmMacro |
| 11259 | CEFBS_None, // BGT |
| 11260 | CEFBS_None, // BGTImmMacro |
| 11261 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGTL |
| 11262 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGTLImmMacro |
| 11263 | CEFBS_None, // BGTU |
| 11264 | CEFBS_None, // BGTUImmMacro |
| 11265 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGTUL |
| 11266 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BGTULImmMacro |
| 11267 | CEFBS_None, // BLE |
| 11268 | CEFBS_None, // BLEImmMacro |
| 11269 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLEL |
| 11270 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLELImmMacro |
| 11271 | CEFBS_None, // BLEU |
| 11272 | CEFBS_None, // BLEUImmMacro |
| 11273 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLEUL |
| 11274 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLEULImmMacro |
| 11275 | CEFBS_None, // BLT |
| 11276 | CEFBS_None, // BLTImmMacro |
| 11277 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLTL |
| 11278 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLTLImmMacro |
| 11279 | CEFBS_None, // BLTU |
| 11280 | CEFBS_None, // BLTUImmMacro |
| 11281 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLTUL |
| 11282 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BLTULImmMacro |
| 11283 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, // BNELImmMacro |
| 11284 | CEFBS_None, // BPOSGE32_PSEUDO |
| 11285 | CEFBS_HasStdEnc_HasMSA, // BSEL_D_PSEUDO |
| 11286 | CEFBS_HasStdEnc_HasMSA, // BSEL_FD_PSEUDO |
| 11287 | CEFBS_HasStdEnc_HasMSA, // BSEL_FW_PSEUDO |
| 11288 | CEFBS_HasStdEnc_HasMSA, // BSEL_H_PSEUDO |
| 11289 | CEFBS_HasStdEnc_HasMSA, // BSEL_W_PSEUDO |
| 11290 | CEFBS_InMicroMips_NotMips32r6, // B_MM |
| 11291 | CEFBS_None, // B_MMR6_Pseudo |
| 11292 | CEFBS_InMicroMips, // B_MM_Pseudo |
| 11293 | CEFBS_None, // BeqImm |
| 11294 | CEFBS_None, // BneImm |
| 11295 | CEFBS_InMips16Mode, // BteqzT8CmpX16 |
| 11296 | CEFBS_InMips16Mode, // BteqzT8CmpiX16 |
| 11297 | CEFBS_InMips16Mode, // BteqzT8SltX16 |
| 11298 | CEFBS_InMips16Mode, // BteqzT8SltiX16 |
| 11299 | CEFBS_InMips16Mode, // BteqzT8SltiuX16 |
| 11300 | CEFBS_InMips16Mode, // BteqzT8SltuX16 |
| 11301 | CEFBS_InMips16Mode, // BtnezT8CmpX16 |
| 11302 | CEFBS_InMips16Mode, // BtnezT8CmpiX16 |
| 11303 | CEFBS_InMips16Mode, // BtnezT8SltX16 |
| 11304 | CEFBS_InMips16Mode, // BtnezT8SltiX16 |
| 11305 | CEFBS_InMips16Mode, // BtnezT8SltiuX16 |
| 11306 | CEFBS_InMips16Mode, // BtnezT8SltuX16 |
| 11307 | CEFBS_NotInMips16Mode_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // BuildPairF64 |
| 11308 | CEFBS_NotInMips16Mode_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // BuildPairF64_64 |
| 11309 | CEFBS_HasMT, // CFTC1 |
| 11310 | CEFBS_InMips16Mode, // CONSTPOOL_ENTRY |
| 11311 | CEFBS_HasStdEnc_HasMSA, // COPY_FD_PSEUDO |
| 11312 | CEFBS_HasStdEnc_HasMSA, // COPY_FW_PSEUDO |
| 11313 | CEFBS_HasMT, // CTTC1 |
| 11314 | CEFBS_InMips16Mode, // Constant32 |
| 11315 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // DMULImmMacro |
| 11316 | CEFBS_HasMips3_NotMips64r6_NotCnMips_NotR5900, // DMULMacro |
| 11317 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // DMULOMacro |
| 11318 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // DMULOUMacro |
| 11319 | CEFBS_HasStdEnc_HasMips64, // DROL |
| 11320 | CEFBS_HasStdEnc_HasMips64, // DROLImm |
| 11321 | CEFBS_HasStdEnc_HasMips64, // DROR |
| 11322 | CEFBS_HasStdEnc_HasMips64, // DRORImm |
| 11323 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DSDivIMacro |
| 11324 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DSDivMacro |
| 11325 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DSRemIMacro |
| 11326 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DSRemMacro |
| 11327 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DUDivIMacro |
| 11328 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DUDivMacro |
| 11329 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DURemIMacro |
| 11330 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DURemMacro |
| 11331 | CEFBS_NotInMips16Mode, // ERet |
| 11332 | CEFBS_NotInMips16Mode_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // ExtractElementF64 |
| 11333 | CEFBS_NotInMips16Mode_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // ExtractElementF64_64 |
| 11334 | CEFBS_HasStdEnc_HasMSA, // FABS_D |
| 11335 | CEFBS_HasStdEnc_HasMSA, // FABS_W |
| 11336 | CEFBS_HasStdEnc_HasMSA, // FEXP2_D_1_PSEUDO |
| 11337 | CEFBS_HasStdEnc_HasMSA, // FEXP2_W_1_PSEUDO |
| 11338 | CEFBS_HasStdEnc_HasMSA, // FILL_FD_PSEUDO |
| 11339 | CEFBS_HasStdEnc_HasMSA, // FILL_FW_PSEUDO |
| 11340 | CEFBS_InMips16Mode, // GotPrologue16 |
| 11341 | CEFBS_HasStdEnc_HasMSA, // INSERT_B_VIDX64_PSEUDO |
| 11342 | CEFBS_HasStdEnc_HasMSA, // INSERT_B_VIDX_PSEUDO |
| 11343 | CEFBS_HasStdEnc_HasMSA, // INSERT_D_VIDX64_PSEUDO |
| 11344 | CEFBS_HasStdEnc_HasMSA, // INSERT_D_VIDX_PSEUDO |
| 11345 | CEFBS_HasStdEnc_HasMSA, // INSERT_FD_PSEUDO |
| 11346 | CEFBS_HasStdEnc_HasMSA, // INSERT_FD_VIDX64_PSEUDO |
| 11347 | CEFBS_HasStdEnc_HasMSA, // INSERT_FD_VIDX_PSEUDO |
| 11348 | CEFBS_HasStdEnc_HasMSA, // INSERT_FW_PSEUDO |
| 11349 | CEFBS_HasStdEnc_HasMSA, // INSERT_FW_VIDX64_PSEUDO |
| 11350 | CEFBS_HasStdEnc_HasMSA, // INSERT_FW_VIDX_PSEUDO |
| 11351 | CEFBS_HasStdEnc_HasMSA, // INSERT_H_VIDX64_PSEUDO |
| 11352 | CEFBS_HasStdEnc_HasMSA, // INSERT_H_VIDX_PSEUDO |
| 11353 | CEFBS_HasStdEnc_HasMSA, // INSERT_W_VIDX64_PSEUDO |
| 11354 | CEFBS_HasStdEnc_HasMSA, // INSERT_W_VIDX_PSEUDO |
| 11355 | CEFBS_NotInMips16Mode_IsPTR64bit_NoIndirectJumpGuards, // JALR64Pseudo |
| 11356 | CEFBS_NotInMips16Mode_IsPTR64bit_UseIndirectJumpsHazard, // JALRHB64Pseudo |
| 11357 | CEFBS_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // JALRHBPseudo |
| 11358 | CEFBS_HasStdEnc_NotInMicroMips_NoIndirectJumpGuards, // JALRPseudo |
| 11359 | CEFBS_InMicroMips_HasMips32r6, // JAL_MMR6 |
| 11360 | CEFBS_None, // JalOneReg |
| 11361 | CEFBS_None, // JalTwoReg |
| 11362 | CEFBS_HasStdEnc_NotMips3, // LDMacro |
| 11363 | CEFBS_NotInMips16Mode, // LDR_D |
| 11364 | CEFBS_NotInMips16Mode, // LDR_W |
| 11365 | CEFBS_NotInMips16Mode, // LOAD_ACC128 |
| 11366 | CEFBS_NotInMips16Mode, // LOAD_ACC64 |
| 11367 | CEFBS_NotInMips16Mode, // LOAD_ACC64DSP |
| 11368 | CEFBS_NotInMips16Mode, // LOAD_CCOND_DSP |
| 11369 | CEFBS_NotInMips16Mode, // LONG_BRANCH_ADDiu |
| 11370 | CEFBS_NotInMips16Mode, // LONG_BRANCH_ADDiu2Op |
| 11371 | CEFBS_NotInMips16Mode_IsGP64bit, // LONG_BRANCH_DADDiu |
| 11372 | CEFBS_NotInMips16Mode_IsGP64bit, // LONG_BRANCH_DADDiu2Op |
| 11373 | CEFBS_NotInMips16Mode, // LONG_BRANCH_LUi |
| 11374 | CEFBS_NotInMips16Mode, // LONG_BRANCH_LUi2Op |
| 11375 | CEFBS_NotInMips16Mode_IsGP64bit, // LONG_BRANCH_LUi2Op_64 |
| 11376 | CEFBS_InMicroMips, // LWM_MM |
| 11377 | CEFBS_None, // LoadAddrImm32 |
| 11378 | CEFBS_None, // LoadAddrImm64 |
| 11379 | CEFBS_None, // LoadAddrReg32 |
| 11380 | CEFBS_None, // LoadAddrReg64 |
| 11381 | CEFBS_None, // LoadImm32 |
| 11382 | CEFBS_None, // LoadImm64 |
| 11383 | CEFBS_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // LoadImmDoubleFGR |
| 11384 | CEFBS_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // LoadImmDoubleFGR_32 |
| 11385 | CEFBS_None, // LoadImmDoubleGPR |
| 11386 | CEFBS_IsNotSoftFloat, // LoadImmSingleFGR |
| 11387 | CEFBS_None, // LoadImmSingleGPR |
| 11388 | CEFBS_InMips16Mode, // LwConstant32 |
| 11389 | CEFBS_HasMT, // MFTACX |
| 11390 | CEFBS_HasMT, // MFTC0 |
| 11391 | CEFBS_HasMT, // MFTC1 |
| 11392 | CEFBS_HasMT, // MFTDSP |
| 11393 | CEFBS_HasMT, // MFTGPR |
| 11394 | CEFBS_HasMT, // MFTHC1 |
| 11395 | CEFBS_HasMT, // MFTHI |
| 11396 | CEFBS_HasMT, // MFTLO |
| 11397 | CEFBS_None, // MIPSeh_return32 |
| 11398 | CEFBS_None, // MIPSeh_return64 |
| 11399 | CEFBS_HasMT, // MTTACX |
| 11400 | CEFBS_HasMT, // MTTC0 |
| 11401 | CEFBS_HasMT, // MTTC1 |
| 11402 | CEFBS_HasMT, // MTTDSP |
| 11403 | CEFBS_HasMT, // MTTGPR |
| 11404 | CEFBS_HasMT, // MTTHC1 |
| 11405 | CEFBS_HasMT, // MTTHI |
| 11406 | CEFBS_HasMT, // MTTLO |
| 11407 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // MULImmMacro |
| 11408 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // MULOMacro |
| 11409 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // MULOUMacro |
| 11410 | CEFBS_InMips16Mode, // MultRxRy16 |
| 11411 | CEFBS_InMips16Mode, // MultRxRyRz16 |
| 11412 | CEFBS_InMips16Mode, // MultuRxRy16 |
| 11413 | CEFBS_InMips16Mode, // MultuRxRyRz16 |
| 11414 | CEFBS_HasStdEnc_NotInMicroMips, // NOP |
| 11415 | CEFBS_IsGP32bit, // NORImm |
| 11416 | CEFBS_IsGP64bit, // NORImm64 |
| 11417 | CEFBS_HasStdEnc_HasMSA, // NOR_V_D_PSEUDO |
| 11418 | CEFBS_HasStdEnc_HasMSA, // NOR_V_H_PSEUDO |
| 11419 | CEFBS_HasStdEnc_HasMSA, // NOR_V_W_PSEUDO |
| 11420 | CEFBS_HasStdEnc_HasMSA, // OR_V_D_PSEUDO |
| 11421 | CEFBS_HasStdEnc_HasMSA, // OR_V_H_PSEUDO |
| 11422 | CEFBS_HasStdEnc_HasMSA, // OR_V_W_PSEUDO |
| 11423 | CEFBS_HasDSP, // PseudoCMPU_EQ_QB |
| 11424 | CEFBS_HasDSP, // PseudoCMPU_LE_QB |
| 11425 | CEFBS_HasDSP, // PseudoCMPU_LT_QB |
| 11426 | CEFBS_HasDSP, // PseudoCMP_EQ_PH |
| 11427 | CEFBS_HasDSP, // PseudoCMP_LE_PH |
| 11428 | CEFBS_HasDSP, // PseudoCMP_LT_PH |
| 11429 | CEFBS_IsNotSingleFloat, // PseudoCVT_D32_W |
| 11430 | CEFBS_IsNotSingleFloat, // PseudoCVT_D64_L |
| 11431 | CEFBS_IsNotSingleFloat, // PseudoCVT_D64_W |
| 11432 | CEFBS_IsNotSingleFloat, // PseudoCVT_S_L |
| 11433 | CEFBS_NotInMips16Mode_IsNotSoftFloat, // PseudoCVT_S_W |
| 11434 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // PseudoDMULT |
| 11435 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // PseudoDMULTu |
| 11436 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // PseudoDSDIV |
| 11437 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // PseudoDUDIV |
| 11438 | CEFBS_HasStdEnc_NotMips4_32, // PseudoD_SELECT_I |
| 11439 | CEFBS_HasStdEnc_NotMips4_32, // PseudoD_SELECT_I64 |
| 11440 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // PseudoIndirectBranch |
| 11441 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // PseudoIndirectBranch64 |
| 11442 | CEFBS_HasStdEnc_HasMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // PseudoIndirectBranch64R6 |
| 11443 | CEFBS_HasStdEnc_HasMips32r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // PseudoIndirectBranchR6 |
| 11444 | CEFBS_InMicroMips_NotMips32r6, // PseudoIndirectBranch_MM |
| 11445 | CEFBS_InMicroMips_HasMips32r6, // PseudoIndirectBranch_MMR6 |
| 11446 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // PseudoIndirectHazardBranch |
| 11447 | CEFBS_HasStdEnc_IsPTR64bit_HasMips32r2_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // PseudoIndirectHazardBranch64 |
| 11448 | CEFBS_HasStdEnc_HasMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // PseudoIndrectHazardBranch64R6 |
| 11449 | CEFBS_HasStdEnc_HasMips32r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // PseudoIndrectHazardBranchR6 |
| 11450 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6, // PseudoMADD |
| 11451 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6, // PseudoMADDU |
| 11452 | CEFBS_InMicroMips_NotMips32r6, // PseudoMADDU_MM |
| 11453 | CEFBS_InMicroMips_NotMips32r6, // PseudoMADD_MM |
| 11454 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // PseudoMFHI |
| 11455 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // PseudoMFHI64 |
| 11456 | CEFBS_InMicroMips_NotMips32r6, // PseudoMFHI_MM |
| 11457 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // PseudoMFLO |
| 11458 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // PseudoMFLO64 |
| 11459 | CEFBS_InMicroMips_NotMips32r6, // PseudoMFLO_MM |
| 11460 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6, // PseudoMSUB |
| 11461 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6, // PseudoMSUBU |
| 11462 | CEFBS_InMicroMips_NotMips32r6, // PseudoMSUBU_MM |
| 11463 | CEFBS_InMicroMips_NotMips32r6, // PseudoMSUB_MM |
| 11464 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // PseudoMTLOHI |
| 11465 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // PseudoMTLOHI64 |
| 11466 | CEFBS_NotInMips16Mode_HasDSP, // PseudoMTLOHI_DSP |
| 11467 | CEFBS_InMicroMips_NotMips32r6, // PseudoMTLOHI_MM |
| 11468 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // PseudoMULT |
| 11469 | CEFBS_InMicroMips_NotMips32r6, // PseudoMULT_MM |
| 11470 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // PseudoMULTu |
| 11471 | CEFBS_InMicroMips_NotMips32r6, // PseudoMULTu_MM |
| 11472 | CEFBS_HasDSP, // PseudoPICK_PH |
| 11473 | CEFBS_HasDSP, // PseudoPICK_QB |
| 11474 | CEFBS_None, // PseudoReturn |
| 11475 | CEFBS_IsGP64bit, // PseudoReturn64 |
| 11476 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // PseudoSDIV |
| 11477 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips4_32, // PseudoSELECTFP_F_D32 |
| 11478 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips4_32, // PseudoSELECTFP_F_D64 |
| 11479 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECTFP_F_I |
| 11480 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECTFP_F_I64 |
| 11481 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECTFP_F_S |
| 11482 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips4_32, // PseudoSELECTFP_T_D32 |
| 11483 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips4_32, // PseudoSELECTFP_T_D64 |
| 11484 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECTFP_T_I |
| 11485 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECTFP_T_I64 |
| 11486 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECTFP_T_S |
| 11487 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips4_32, // PseudoSELECT_D32 |
| 11488 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips4_32, // PseudoSELECT_D64 |
| 11489 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECT_I |
| 11490 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECT_I64 |
| 11491 | CEFBS_HasStdEnc_NotMips4_32, // PseudoSELECT_S |
| 11492 | CEFBS_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // PseudoTRUNC_W_D |
| 11493 | CEFBS_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // PseudoTRUNC_W_D32 |
| 11494 | CEFBS_None, // PseudoTRUNC_W_S |
| 11495 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // PseudoUDIV |
| 11496 | CEFBS_None, // ROL |
| 11497 | CEFBS_None, // ROLImm |
| 11498 | CEFBS_None, // ROR |
| 11499 | CEFBS_None, // RORImm |
| 11500 | CEFBS_NotInMips16Mode, // RetRA |
| 11501 | CEFBS_InMips16Mode, // RetRA16 |
| 11502 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // SDC1_M1 |
| 11503 | CEFBS_InMicroMips_NotMips32r6_NotMips64r6, // SDIV_MM_Pseudo |
| 11504 | CEFBS_HasStdEnc_NotMips3, // SDMacro |
| 11505 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // SDivIMacro |
| 11506 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // SDivMacro |
| 11507 | CEFBS_NotCnMips, // SEQIMacro |
| 11508 | CEFBS_NotCnMips, // SEQMacro |
| 11509 | CEFBS_HasStdEnc_NotInMicroMips, // SGE |
| 11510 | CEFBS_IsGP32bit_NotInMicroMips, // SGEImm |
| 11511 | CEFBS_IsGP64bit, // SGEImm64 |
| 11512 | CEFBS_HasStdEnc_NotInMicroMips, // SGEU |
| 11513 | CEFBS_IsGP32bit_NotInMicroMips, // SGEUImm |
| 11514 | CEFBS_IsGP64bit, // SGEUImm64 |
| 11515 | CEFBS_IsGP32bit_NotInMicroMips, // SGTImm |
| 11516 | CEFBS_IsGP64bit, // SGTImm64 |
| 11517 | CEFBS_IsGP32bit_NotInMicroMips, // SGTUImm |
| 11518 | CEFBS_IsGP64bit, // SGTUImm64 |
| 11519 | CEFBS_HasStdEnc_NotInMicroMips, // SLE |
| 11520 | CEFBS_IsGP32bit_NotInMicroMips, // SLEImm |
| 11521 | CEFBS_IsGP64bit, // SLEImm64 |
| 11522 | CEFBS_HasStdEnc_NotInMicroMips, // SLEU |
| 11523 | CEFBS_IsGP32bit_NotInMicroMips, // SLEUImm |
| 11524 | CEFBS_IsGP64bit, // SLEUImm64 |
| 11525 | CEFBS_IsGP64bit, // SLTImm64 |
| 11526 | CEFBS_IsGP64bit, // SLTUImm64 |
| 11527 | CEFBS_NotCnMips, // SNEIMacro |
| 11528 | CEFBS_NotCnMips, // SNEMacro |
| 11529 | CEFBS_None, // SNZ_B_PSEUDO |
| 11530 | CEFBS_None, // SNZ_D_PSEUDO |
| 11531 | CEFBS_None, // SNZ_H_PSEUDO |
| 11532 | CEFBS_None, // SNZ_V_PSEUDO |
| 11533 | CEFBS_None, // SNZ_W_PSEUDO |
| 11534 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // SRemIMacro |
| 11535 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // SRemMacro |
| 11536 | CEFBS_NotInMips16Mode, // STORE_ACC128 |
| 11537 | CEFBS_NotInMips16Mode, // STORE_ACC64 |
| 11538 | CEFBS_NotInMips16Mode, // STORE_ACC64DSP |
| 11539 | CEFBS_NotInMips16Mode, // STORE_CCOND_DSP |
| 11540 | CEFBS_NotInMips16Mode, // STR_D |
| 11541 | CEFBS_NotInMips16Mode, // STR_W |
| 11542 | CEFBS_InMicroMips, // SWM_MM |
| 11543 | CEFBS_None, // SZ_B_PSEUDO |
| 11544 | CEFBS_None, // SZ_D_PSEUDO |
| 11545 | CEFBS_None, // SZ_H_PSEUDO |
| 11546 | CEFBS_None, // SZ_V_PSEUDO |
| 11547 | CEFBS_None, // SZ_W_PSEUDO |
| 11548 | CEFBS_HasCnMipsP, // SaaAddr |
| 11549 | CEFBS_HasCnMipsP, // SaadAddr |
| 11550 | CEFBS_InMips16Mode, // SelBeqZ |
| 11551 | CEFBS_InMips16Mode, // SelBneZ |
| 11552 | CEFBS_InMips16Mode, // SelTBteqZCmp |
| 11553 | CEFBS_InMips16Mode, // SelTBteqZCmpi |
| 11554 | CEFBS_InMips16Mode, // SelTBteqZSlt |
| 11555 | CEFBS_InMips16Mode, // SelTBteqZSlti |
| 11556 | CEFBS_InMips16Mode, // SelTBteqZSltiu |
| 11557 | CEFBS_InMips16Mode, // SelTBteqZSltu |
| 11558 | CEFBS_InMips16Mode, // SelTBtneZCmp |
| 11559 | CEFBS_InMips16Mode, // SelTBtneZCmpi |
| 11560 | CEFBS_InMips16Mode, // SelTBtneZSlt |
| 11561 | CEFBS_InMips16Mode, // SelTBtneZSlti |
| 11562 | CEFBS_InMips16Mode, // SelTBtneZSltiu |
| 11563 | CEFBS_InMips16Mode, // SelTBtneZSltu |
| 11564 | CEFBS_InMips16Mode, // SltCCRxRy16 |
| 11565 | CEFBS_InMips16Mode, // SltiCCRxImmX16 |
| 11566 | CEFBS_InMips16Mode, // SltiuCCRxImmX16 |
| 11567 | CEFBS_InMips16Mode, // SltuCCRxRy16 |
| 11568 | CEFBS_InMips16Mode, // SltuRxRyRz16 |
| 11569 | CEFBS_HasStdEnc_NotInMips16Mode_NotInMicroMips, // TAILCALL |
| 11570 | CEFBS_HasStdEnc_HasMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // TAILCALL64R6REG |
| 11571 | CEFBS_HasStdEnc_HasMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // TAILCALLHB64R6REG |
| 11572 | CEFBS_HasStdEnc_HasMips32r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // TAILCALLHBR6REG |
| 11573 | CEFBS_HasStdEnc_HasMips32r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // TAILCALLR6REG |
| 11574 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // TAILCALLREG |
| 11575 | CEFBS_HasStdEnc_IsPTR64bit_HasMips3_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_NoIndirectJumpGuards, // TAILCALLREG64 |
| 11576 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // TAILCALLREGHB |
| 11577 | CEFBS_HasStdEnc_IsPTR64bit_HasMips32r2_NotMips32r6_NotMips64r6_NotInMips16Mode_NotInMicroMips_UseIndirectJumpsHazard, // TAILCALLREGHB64 |
| 11578 | CEFBS_InMicroMips_NotMips32r6, // TAILCALLREG_MM |
| 11579 | CEFBS_InMicroMips_HasMips32r6, // TAILCALLREG_MMR6 |
| 11580 | CEFBS_InMicroMips_NotMips32r6, // TAILCALL_MM |
| 11581 | CEFBS_InMicroMips_HasMips32r6, // TAILCALL_MMR6 |
| 11582 | CEFBS_HasStdEnc_NotInMicroMips, // TRAP |
| 11583 | CEFBS_InMicroMips, // TRAP_MM |
| 11584 | CEFBS_InMicroMips_NotMips32r6_NotMips64r6, // UDIV_MM_Pseudo |
| 11585 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // UDivIMacro |
| 11586 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // UDivMacro |
| 11587 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // URemIMacro |
| 11588 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6, // URemMacro |
| 11589 | CEFBS_None, // Ulh |
| 11590 | CEFBS_None, // Ulhu |
| 11591 | CEFBS_None, // Ulw |
| 11592 | CEFBS_None, // Ush |
| 11593 | CEFBS_None, // Usw |
| 11594 | CEFBS_HasStdEnc_HasMSA, // XOR_V_D_PSEUDO |
| 11595 | CEFBS_HasStdEnc_HasMSA, // XOR_V_H_PSEUDO |
| 11596 | CEFBS_HasStdEnc_HasMSA, // XOR_V_W_PSEUDO |
| 11597 | CEFBS_HasDSP, // ABSQ_S_PH |
| 11598 | CEFBS_InMicroMips_HasDSP, // ABSQ_S_PH_MM |
| 11599 | CEFBS_HasDSPR2, // ABSQ_S_QB |
| 11600 | CEFBS_InMicroMips_HasDSPR2, // ABSQ_S_QB_MMR2 |
| 11601 | CEFBS_HasDSP, // ABSQ_S_W |
| 11602 | CEFBS_InMicroMips_HasDSP, // ABSQ_S_W_MM |
| 11603 | CEFBS_HasStdEnc_NotInMicroMips, // ADD |
| 11604 | CEFBS_HasStdEnc_HasMips32r6, // ADDIUPC |
| 11605 | CEFBS_InMicroMips_NotMips32r6, // ADDIUPC_MM |
| 11606 | CEFBS_InMicroMips_HasMips32r6, // ADDIUPC_MMR6 |
| 11607 | CEFBS_InMicroMips, // ADDIUR1SP_MM |
| 11608 | CEFBS_InMicroMips, // ADDIUR2_MM |
| 11609 | CEFBS_InMicroMips, // ADDIUS5_MM |
| 11610 | CEFBS_InMicroMips, // ADDIUSP_MM |
| 11611 | CEFBS_InMicroMips_HasMips32r6, // ADDIU_MMR6 |
| 11612 | CEFBS_HasDSPR2, // ADDQH_PH |
| 11613 | CEFBS_InMicroMips_HasDSPR2, // ADDQH_PH_MMR2 |
| 11614 | CEFBS_HasDSPR2, // ADDQH_R_PH |
| 11615 | CEFBS_InMicroMips_HasDSPR2, // ADDQH_R_PH_MMR2 |
| 11616 | CEFBS_HasDSPR2, // ADDQH_R_W |
| 11617 | CEFBS_InMicroMips_HasDSPR2, // ADDQH_R_W_MMR2 |
| 11618 | CEFBS_HasDSPR2, // ADDQH_W |
| 11619 | CEFBS_InMicroMips_HasDSPR2, // ADDQH_W_MMR2 |
| 11620 | CEFBS_HasDSP, // ADDQ_PH |
| 11621 | CEFBS_InMicroMips_HasDSP, // ADDQ_PH_MM |
| 11622 | CEFBS_HasDSP, // ADDQ_S_PH |
| 11623 | CEFBS_InMicroMips_HasDSP, // ADDQ_S_PH_MM |
| 11624 | CEFBS_HasDSP, // ADDQ_S_W |
| 11625 | CEFBS_InMicroMips_HasDSP, // ADDQ_S_W_MM |
| 11626 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, // ADDR_PS64 |
| 11627 | CEFBS_HasDSP, // ADDSC |
| 11628 | CEFBS_InMicroMips_HasDSP, // ADDSC_MM |
| 11629 | CEFBS_HasStdEnc_HasMSA, // ADDS_A_B |
| 11630 | CEFBS_HasStdEnc_HasMSA, // ADDS_A_D |
| 11631 | CEFBS_HasStdEnc_HasMSA, // ADDS_A_H |
| 11632 | CEFBS_HasStdEnc_HasMSA, // ADDS_A_W |
| 11633 | CEFBS_HasStdEnc_HasMSA, // ADDS_S_B |
| 11634 | CEFBS_HasStdEnc_HasMSA, // ADDS_S_D |
| 11635 | CEFBS_HasStdEnc_HasMSA, // ADDS_S_H |
| 11636 | CEFBS_HasStdEnc_HasMSA, // ADDS_S_W |
| 11637 | CEFBS_HasStdEnc_HasMSA, // ADDS_U_B |
| 11638 | CEFBS_HasStdEnc_HasMSA, // ADDS_U_D |
| 11639 | CEFBS_HasStdEnc_HasMSA, // ADDS_U_H |
| 11640 | CEFBS_HasStdEnc_HasMSA, // ADDS_U_W |
| 11641 | CEFBS_InMicroMips_NotMips32r6, // ADDU16_MM |
| 11642 | CEFBS_InMicroMips_HasMips32r6, // ADDU16_MMR6 |
| 11643 | CEFBS_HasDSPR2, // ADDUH_QB |
| 11644 | CEFBS_InMicroMips_HasDSPR2, // ADDUH_QB_MMR2 |
| 11645 | CEFBS_HasDSPR2, // ADDUH_R_QB |
| 11646 | CEFBS_InMicroMips_HasDSPR2, // ADDUH_R_QB_MMR2 |
| 11647 | CEFBS_InMicroMips_HasMips32r6, // ADDU_MMR6 |
| 11648 | CEFBS_HasDSPR2, // ADDU_PH |
| 11649 | CEFBS_InMicroMips_HasDSPR2, // ADDU_PH_MMR2 |
| 11650 | CEFBS_HasDSP, // ADDU_QB |
| 11651 | CEFBS_InMicroMips_HasDSP, // ADDU_QB_MM |
| 11652 | CEFBS_HasDSPR2, // ADDU_S_PH |
| 11653 | CEFBS_InMicroMips_HasDSPR2, // ADDU_S_PH_MMR2 |
| 11654 | CEFBS_HasDSP, // ADDU_S_QB |
| 11655 | CEFBS_InMicroMips_HasDSP, // ADDU_S_QB_MM |
| 11656 | CEFBS_HasStdEnc_HasMSA, // ADDVI_B |
| 11657 | CEFBS_HasStdEnc_HasMSA, // ADDVI_D |
| 11658 | CEFBS_HasStdEnc_HasMSA, // ADDVI_H |
| 11659 | CEFBS_HasStdEnc_HasMSA, // ADDVI_W |
| 11660 | CEFBS_HasStdEnc_HasMSA, // ADDV_B |
| 11661 | CEFBS_HasStdEnc_HasMSA, // ADDV_D |
| 11662 | CEFBS_HasStdEnc_HasMSA, // ADDV_H |
| 11663 | CEFBS_HasStdEnc_HasMSA, // ADDV_W |
| 11664 | CEFBS_HasDSP, // ADDWC |
| 11665 | CEFBS_InMicroMips_HasDSP, // ADDWC_MM |
| 11666 | CEFBS_HasStdEnc_HasMSA, // ADD_A_B |
| 11667 | CEFBS_HasStdEnc_HasMSA, // ADD_A_D |
| 11668 | CEFBS_HasStdEnc_HasMSA, // ADD_A_H |
| 11669 | CEFBS_HasStdEnc_HasMSA, // ADD_A_W |
| 11670 | CEFBS_InMicroMips_NotMips32r6, // ADD_MM |
| 11671 | CEFBS_InMicroMips_HasMips32r6, // ADD_MMR6 |
| 11672 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // ADDi |
| 11673 | CEFBS_InMicroMips_NotMips32r6, // ADDi_MM |
| 11674 | CEFBS_HasStdEnc_NotInMicroMips, // ADDiu |
| 11675 | CEFBS_InMicroMips_NotMips32r6, // ADDiu_MM |
| 11676 | CEFBS_HasStdEnc_NotInMicroMips, // ADDu |
| 11677 | CEFBS_InMicroMips_NotMips32r6, // ADDu_MM |
| 11678 | CEFBS_HasStdEnc_HasMips32r6, // ALIGN |
| 11679 | CEFBS_InMicroMips_HasMips32r6, // ALIGN_MMR6 |
| 11680 | CEFBS_HasStdEnc_HasMips32r6, // ALUIPC |
| 11681 | CEFBS_InMicroMips_HasMips32r6, // ALUIPC_MMR6 |
| 11682 | CEFBS_HasStdEnc_NotInMicroMips, // AND |
| 11683 | CEFBS_InMicroMips_NotMips32r6, // AND16_MM |
| 11684 | CEFBS_InMicroMips_HasMips32r6, // AND16_MMR6 |
| 11685 | CEFBS_NotInMips16Mode_IsGP64bit, // AND64 |
| 11686 | CEFBS_InMicroMips_NotMips32r6, // ANDI16_MM |
| 11687 | CEFBS_InMicroMips_HasMips32r6, // ANDI16_MMR6 |
| 11688 | CEFBS_HasStdEnc_HasMSA, // ANDI_B |
| 11689 | CEFBS_InMicroMips_HasMips32r6, // ANDI_MMR6 |
| 11690 | CEFBS_InMicroMips_NotMips32r6, // AND_MM |
| 11691 | CEFBS_InMicroMips_HasMips32r6, // AND_MMR6 |
| 11692 | CEFBS_HasStdEnc_HasMSA, // AND_V |
| 11693 | CEFBS_HasStdEnc_NotInMicroMips, // ANDi |
| 11694 | CEFBS_NotInMips16Mode_IsGP64bit, // ANDi64 |
| 11695 | CEFBS_InMicroMips_NotMips32r6, // ANDi_MM |
| 11696 | CEFBS_HasDSPR2, // APPEND |
| 11697 | CEFBS_InMicroMips_HasDSPR2, // APPEND_MMR2 |
| 11698 | CEFBS_HasStdEnc_HasMSA, // ASUB_S_B |
| 11699 | CEFBS_HasStdEnc_HasMSA, // ASUB_S_D |
| 11700 | CEFBS_HasStdEnc_HasMSA, // ASUB_S_H |
| 11701 | CEFBS_HasStdEnc_HasMSA, // ASUB_S_W |
| 11702 | CEFBS_HasStdEnc_HasMSA, // ASUB_U_B |
| 11703 | CEFBS_HasStdEnc_HasMSA, // ASUB_U_D |
| 11704 | CEFBS_HasStdEnc_HasMSA, // ASUB_U_H |
| 11705 | CEFBS_HasStdEnc_HasMSA, // ASUB_U_W |
| 11706 | CEFBS_HasStdEnc_HasMips32r6, // AUI |
| 11707 | CEFBS_HasStdEnc_HasMips32r6, // AUIPC |
| 11708 | CEFBS_InMicroMips_HasMips32r6, // AUIPC_MMR6 |
| 11709 | CEFBS_InMicroMips_HasMips32r6, // AUI_MMR6 |
| 11710 | CEFBS_HasStdEnc_HasMSA, // AVER_S_B |
| 11711 | CEFBS_HasStdEnc_HasMSA, // AVER_S_D |
| 11712 | CEFBS_HasStdEnc_HasMSA, // AVER_S_H |
| 11713 | CEFBS_HasStdEnc_HasMSA, // AVER_S_W |
| 11714 | CEFBS_HasStdEnc_HasMSA, // AVER_U_B |
| 11715 | CEFBS_HasStdEnc_HasMSA, // AVER_U_D |
| 11716 | CEFBS_HasStdEnc_HasMSA, // AVER_U_H |
| 11717 | CEFBS_HasStdEnc_HasMSA, // AVER_U_W |
| 11718 | CEFBS_HasStdEnc_HasMSA, // AVE_S_B |
| 11719 | CEFBS_HasStdEnc_HasMSA, // AVE_S_D |
| 11720 | CEFBS_HasStdEnc_HasMSA, // AVE_S_H |
| 11721 | CEFBS_HasStdEnc_HasMSA, // AVE_S_W |
| 11722 | CEFBS_HasStdEnc_HasMSA, // AVE_U_B |
| 11723 | CEFBS_HasStdEnc_HasMSA, // AVE_U_D |
| 11724 | CEFBS_HasStdEnc_HasMSA, // AVE_U_H |
| 11725 | CEFBS_HasStdEnc_HasMSA, // AVE_U_W |
| 11726 | CEFBS_InMips16Mode, // AddiuRxImmX16 |
| 11727 | CEFBS_InMips16Mode, // AddiuRxPcImmX16 |
| 11728 | CEFBS_InMips16Mode, // AddiuRxRxImm16 |
| 11729 | CEFBS_InMips16Mode, // AddiuRxRxImmX16 |
| 11730 | CEFBS_InMips16Mode, // AddiuRxRyOffMemX16 |
| 11731 | CEFBS_InMips16Mode, // AddiuSpImm16 |
| 11732 | CEFBS_InMips16Mode, // AddiuSpImmX16 |
| 11733 | CEFBS_InMips16Mode, // AdduRxRyRz16 |
| 11734 | CEFBS_InMips16Mode, // AndRxRxRy16 |
| 11735 | CEFBS_InMicroMips, // B16_MM |
| 11736 | CEFBS_HasCnMips, // BADDu |
| 11737 | CEFBS_HasStdEnc_HasMips32r6, // BAL |
| 11738 | CEFBS_HasStdEnc_HasMips32r6, // BALC |
| 11739 | CEFBS_InMicroMips_HasMips32r6, // BALC_MMR6 |
| 11740 | CEFBS_HasDSPR2, // BALIGN |
| 11741 | CEFBS_InMicroMips_HasDSPR2, // BALIGN_MMR2 |
| 11742 | CEFBS_HasCnMips, // BBIT0 |
| 11743 | CEFBS_HasCnMips, // BBIT032 |
| 11744 | CEFBS_HasCnMips, // BBIT1 |
| 11745 | CEFBS_HasCnMips, // BBIT132 |
| 11746 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BC |
| 11747 | CEFBS_InMicroMips_HasMips32r6, // BC16_MMR6 |
| 11748 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // BC1EQZ |
| 11749 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // BC1EQZC_MMR6 |
| 11750 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // BC1F |
| 11751 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // BC1FL |
| 11752 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // BC1F_MM |
| 11753 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // BC1NEZ |
| 11754 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // BC1NEZC_MMR6 |
| 11755 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // BC1T |
| 11756 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // BC1TL |
| 11757 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // BC1T_MM |
| 11758 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BC2EQZ |
| 11759 | CEFBS_InMicroMips_HasMips32r6, // BC2EQZC_MMR6 |
| 11760 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BC2NEZ |
| 11761 | CEFBS_InMicroMips_HasMips32r6, // BC2NEZC_MMR6 |
| 11762 | CEFBS_HasStdEnc_HasMSA, // BCLRI_B |
| 11763 | CEFBS_HasStdEnc_HasMSA, // BCLRI_D |
| 11764 | CEFBS_HasStdEnc_HasMSA, // BCLRI_H |
| 11765 | CEFBS_HasStdEnc_HasMSA, // BCLRI_W |
| 11766 | CEFBS_HasStdEnc_HasMSA, // BCLR_B |
| 11767 | CEFBS_HasStdEnc_HasMSA, // BCLR_D |
| 11768 | CEFBS_HasStdEnc_HasMSA, // BCLR_H |
| 11769 | CEFBS_HasStdEnc_HasMSA, // BCLR_W |
| 11770 | CEFBS_InMicroMips_HasMips32r6, // BC_MMR6 |
| 11771 | CEFBS_HasStdEnc_NotInMicroMips, // BEQ |
| 11772 | CEFBS_NotInMips16Mode_IsGP64bit, // BEQ64 |
| 11773 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BEQC |
| 11774 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BEQC64 |
| 11775 | CEFBS_InMicroMips_HasMips32r6, // BEQC_MMR6 |
| 11776 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BEQL |
| 11777 | CEFBS_InMicroMips_NotMips32r6, // BEQZ16_MM |
| 11778 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BEQZALC |
| 11779 | CEFBS_InMicroMips_HasMips32r6, // BEQZALC_MMR6 |
| 11780 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BEQZC |
| 11781 | CEFBS_InMicroMips_HasMips32r6, // BEQZC16_MMR6 |
| 11782 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BEQZC64 |
| 11783 | CEFBS_InMicroMips_NotMips32r6, // BEQZC_MM |
| 11784 | CEFBS_InMicroMips_HasMips32r6, // BEQZC_MMR6 |
| 11785 | CEFBS_InMicroMips_NotMips32r6, // BEQ_MM |
| 11786 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BGEC |
| 11787 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BGEC64 |
| 11788 | CEFBS_InMicroMips_HasMips32r6, // BGEC_MMR6 |
| 11789 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BGEUC |
| 11790 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BGEUC64 |
| 11791 | CEFBS_InMicroMips_HasMips32r6, // BGEUC_MMR6 |
| 11792 | CEFBS_HasStdEnc_NotInMicroMips, // BGEZ |
| 11793 | CEFBS_NotInMips16Mode_IsGP64bit, // BGEZ64 |
| 11794 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // BGEZAL |
| 11795 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BGEZALC |
| 11796 | CEFBS_InMicroMips_HasMips32r6, // BGEZALC_MMR6 |
| 11797 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BGEZALL |
| 11798 | CEFBS_InMicroMips_NotMips32r6, // BGEZALS_MM |
| 11799 | CEFBS_InMicroMips_NotMips32r6, // BGEZAL_MM |
| 11800 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BGEZC |
| 11801 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BGEZC64 |
| 11802 | CEFBS_InMicroMips_HasMips32r6, // BGEZC_MMR6 |
| 11803 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BGEZL |
| 11804 | CEFBS_InMicroMips_NotMips32r6, // BGEZ_MM |
| 11805 | CEFBS_HasStdEnc_NotInMicroMips, // BGTZ |
| 11806 | CEFBS_NotInMips16Mode_IsGP64bit, // BGTZ64 |
| 11807 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BGTZALC |
| 11808 | CEFBS_InMicroMips_HasMips32r6, // BGTZALC_MMR6 |
| 11809 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BGTZC |
| 11810 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BGTZC64 |
| 11811 | CEFBS_InMicroMips_HasMips32r6, // BGTZC_MMR6 |
| 11812 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BGTZL |
| 11813 | CEFBS_InMicroMips_NotMips32r6, // BGTZ_MM |
| 11814 | CEFBS_HasStdEnc_HasMSA, // BINSLI_B |
| 11815 | CEFBS_HasStdEnc_HasMSA, // BINSLI_D |
| 11816 | CEFBS_HasStdEnc_HasMSA, // BINSLI_H |
| 11817 | CEFBS_HasStdEnc_HasMSA, // BINSLI_W |
| 11818 | CEFBS_HasStdEnc_HasMSA, // BINSL_B |
| 11819 | CEFBS_HasStdEnc_HasMSA, // BINSL_D |
| 11820 | CEFBS_HasStdEnc_HasMSA, // BINSL_H |
| 11821 | CEFBS_HasStdEnc_HasMSA, // BINSL_W |
| 11822 | CEFBS_HasStdEnc_HasMSA, // BINSRI_B |
| 11823 | CEFBS_HasStdEnc_HasMSA, // BINSRI_D |
| 11824 | CEFBS_HasStdEnc_HasMSA, // BINSRI_H |
| 11825 | CEFBS_HasStdEnc_HasMSA, // BINSRI_W |
| 11826 | CEFBS_HasStdEnc_HasMSA, // BINSR_B |
| 11827 | CEFBS_HasStdEnc_HasMSA, // BINSR_D |
| 11828 | CEFBS_HasStdEnc_HasMSA, // BINSR_H |
| 11829 | CEFBS_HasStdEnc_HasMSA, // BINSR_W |
| 11830 | CEFBS_HasDSP, // BITREV |
| 11831 | CEFBS_InMicroMips_HasDSP, // BITREV_MM |
| 11832 | CEFBS_HasStdEnc_HasMips32r6, // BITSWAP |
| 11833 | CEFBS_InMicroMips_HasMips32r6, // BITSWAP_MMR6 |
| 11834 | CEFBS_HasStdEnc_NotInMicroMips, // BLEZ |
| 11835 | CEFBS_NotInMips16Mode_IsGP64bit, // BLEZ64 |
| 11836 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BLEZALC |
| 11837 | CEFBS_InMicroMips_HasMips32r6, // BLEZALC_MMR6 |
| 11838 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BLEZC |
| 11839 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BLEZC64 |
| 11840 | CEFBS_InMicroMips_HasMips32r6, // BLEZC_MMR6 |
| 11841 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BLEZL |
| 11842 | CEFBS_InMicroMips_NotMips32r6, // BLEZ_MM |
| 11843 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BLTC |
| 11844 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BLTC64 |
| 11845 | CEFBS_InMicroMips_HasMips32r6, // BLTC_MMR6 |
| 11846 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BLTUC |
| 11847 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BLTUC64 |
| 11848 | CEFBS_InMicroMips_HasMips32r6, // BLTUC_MMR6 |
| 11849 | CEFBS_HasStdEnc_NotInMicroMips, // BLTZ |
| 11850 | CEFBS_NotInMips16Mode_IsGP64bit, // BLTZ64 |
| 11851 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // BLTZAL |
| 11852 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BLTZALC |
| 11853 | CEFBS_InMicroMips_HasMips32r6, // BLTZALC_MMR6 |
| 11854 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BLTZALL |
| 11855 | CEFBS_InMicroMips_NotMips32r6, // BLTZALS_MM |
| 11856 | CEFBS_InMicroMips_NotMips32r6, // BLTZAL_MM |
| 11857 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BLTZC |
| 11858 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BLTZC64 |
| 11859 | CEFBS_InMicroMips_HasMips32r6, // BLTZC_MMR6 |
| 11860 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BLTZL |
| 11861 | CEFBS_InMicroMips_NotMips32r6, // BLTZ_MM |
| 11862 | CEFBS_HasStdEnc_HasMSA, // BMNZI_B |
| 11863 | CEFBS_HasStdEnc_HasMSA, // BMNZ_V |
| 11864 | CEFBS_HasStdEnc_HasMSA, // BMZI_B |
| 11865 | CEFBS_HasStdEnc_HasMSA, // BMZ_V |
| 11866 | CEFBS_HasStdEnc_NotInMicroMips, // BNE |
| 11867 | CEFBS_NotInMips16Mode_IsGP64bit, // BNE64 |
| 11868 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BNEC |
| 11869 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BNEC64 |
| 11870 | CEFBS_InMicroMips_HasMips32r6, // BNEC_MMR6 |
| 11871 | CEFBS_HasStdEnc_HasMSA, // BNEGI_B |
| 11872 | CEFBS_HasStdEnc_HasMSA, // BNEGI_D |
| 11873 | CEFBS_HasStdEnc_HasMSA, // BNEGI_H |
| 11874 | CEFBS_HasStdEnc_HasMSA, // BNEGI_W |
| 11875 | CEFBS_HasStdEnc_HasMSA, // BNEG_B |
| 11876 | CEFBS_HasStdEnc_HasMSA, // BNEG_D |
| 11877 | CEFBS_HasStdEnc_HasMSA, // BNEG_H |
| 11878 | CEFBS_HasStdEnc_HasMSA, // BNEG_W |
| 11879 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // BNEL |
| 11880 | CEFBS_InMicroMips_NotMips32r6, // BNEZ16_MM |
| 11881 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BNEZALC |
| 11882 | CEFBS_InMicroMips_HasMips32r6, // BNEZALC_MMR6 |
| 11883 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BNEZC |
| 11884 | CEFBS_InMicroMips_HasMips32r6, // BNEZC16_MMR6 |
| 11885 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // BNEZC64 |
| 11886 | CEFBS_InMicroMips_NotMips32r6, // BNEZC_MM |
| 11887 | CEFBS_InMicroMips_HasMips32r6, // BNEZC_MMR6 |
| 11888 | CEFBS_InMicroMips_NotMips32r6, // BNE_MM |
| 11889 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BNVC |
| 11890 | CEFBS_InMicroMips_HasMips32r6, // BNVC_MMR6 |
| 11891 | CEFBS_HasStdEnc_HasMSA, // BNZ_B |
| 11892 | CEFBS_HasStdEnc_HasMSA, // BNZ_D |
| 11893 | CEFBS_HasStdEnc_HasMSA, // BNZ_H |
| 11894 | CEFBS_HasStdEnc_HasMSA, // BNZ_V |
| 11895 | CEFBS_HasStdEnc_HasMSA, // BNZ_W |
| 11896 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // BOVC |
| 11897 | CEFBS_InMicroMips_HasMips32r6, // BOVC_MMR6 |
| 11898 | CEFBS_HasDSP_NotInMicroMips, // BPOSGE32 |
| 11899 | CEFBS_InMicroMips_HasDSPR3, // BPOSGE32C_MMR3 |
| 11900 | CEFBS_InMicroMips_NotMips32r6_HasDSP, // BPOSGE32_MM |
| 11901 | CEFBS_HasStdEnc_NotInMicroMips, // BREAK |
| 11902 | CEFBS_InMicroMips_NotMips32r6, // BREAK16_MM |
| 11903 | CEFBS_InMicroMips_HasMips32r6, // BREAK16_MMR6 |
| 11904 | CEFBS_InMicroMips, // BREAK_MM |
| 11905 | CEFBS_InMicroMips_HasMips32r6, // BREAK_MMR6 |
| 11906 | CEFBS_HasStdEnc_HasMSA, // BSELI_B |
| 11907 | CEFBS_HasStdEnc_HasMSA, // BSEL_V |
| 11908 | CEFBS_HasStdEnc_HasMSA, // BSETI_B |
| 11909 | CEFBS_HasStdEnc_HasMSA, // BSETI_D |
| 11910 | CEFBS_HasStdEnc_HasMSA, // BSETI_H |
| 11911 | CEFBS_HasStdEnc_HasMSA, // BSETI_W |
| 11912 | CEFBS_HasStdEnc_HasMSA, // BSET_B |
| 11913 | CEFBS_HasStdEnc_HasMSA, // BSET_D |
| 11914 | CEFBS_HasStdEnc_HasMSA, // BSET_H |
| 11915 | CEFBS_HasStdEnc_HasMSA, // BSET_W |
| 11916 | CEFBS_HasStdEnc_HasMSA, // BZ_B |
| 11917 | CEFBS_HasStdEnc_HasMSA, // BZ_D |
| 11918 | CEFBS_HasStdEnc_HasMSA, // BZ_H |
| 11919 | CEFBS_HasStdEnc_HasMSA, // BZ_V |
| 11920 | CEFBS_HasStdEnc_HasMSA, // BZ_W |
| 11921 | CEFBS_InMips16Mode, // BeqzRxImm16 |
| 11922 | CEFBS_InMips16Mode, // BeqzRxImmX16 |
| 11923 | CEFBS_InMips16Mode, // Bimm16 |
| 11924 | CEFBS_InMips16Mode, // BimmX16 |
| 11925 | CEFBS_InMips16Mode, // BnezRxImm16 |
| 11926 | CEFBS_InMips16Mode, // BnezRxImmX16 |
| 11927 | CEFBS_InMips16Mode, // Break16 |
| 11928 | CEFBS_InMips16Mode, // Bteqz16 |
| 11929 | CEFBS_InMips16Mode, // BteqzX16 |
| 11930 | CEFBS_InMips16Mode, // Btnez16 |
| 11931 | CEFBS_InMips16Mode, // BtnezX16 |
| 11932 | CEFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips, // CACHE |
| 11933 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // CACHEE |
| 11934 | CEFBS_InMicroMips_HasEVA, // CACHEE_MM |
| 11935 | CEFBS_InMicroMips_NotMips32r6, // CACHE_MM |
| 11936 | CEFBS_InMicroMips_HasMips32r6, // CACHE_MMR6 |
| 11937 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // CACHE_R6 |
| 11938 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32_IsNotSoftFloat_NotInMicroMips, // CEIL_L_D64 |
| 11939 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CEIL_L_D_MMR6 |
| 11940 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // CEIL_L_S |
| 11941 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CEIL_L_S_MMR6 |
| 11942 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // CEIL_W_D32 |
| 11943 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // CEIL_W_D64 |
| 11944 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CEIL_W_D_MMR6 |
| 11945 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CEIL_W_MM |
| 11946 | CEFBS_HasStdEnc_HasMips2_NotR5900_IsNotSoftFloat_NotInMicroMips, // CEIL_W_S |
| 11947 | CEFBS_InMicroMips_IsNotSoftFloat, // CEIL_W_S_MM |
| 11948 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CEIL_W_S_MMR6 |
| 11949 | CEFBS_HasStdEnc_HasMSA, // CEQI_B |
| 11950 | CEFBS_HasStdEnc_HasMSA, // CEQI_D |
| 11951 | CEFBS_HasStdEnc_HasMSA, // CEQI_H |
| 11952 | CEFBS_HasStdEnc_HasMSA, // CEQI_W |
| 11953 | CEFBS_HasStdEnc_HasMSA, // CEQ_B |
| 11954 | CEFBS_HasStdEnc_HasMSA, // CEQ_D |
| 11955 | CEFBS_HasStdEnc_HasMSA, // CEQ_H |
| 11956 | CEFBS_HasStdEnc_HasMSA, // CEQ_W |
| 11957 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // CFC1 |
| 11958 | CEFBS_InMicroMips_IsNotSoftFloat, // CFC1_MM |
| 11959 | CEFBS_InMicroMips, // CFC2_MM |
| 11960 | CEFBS_HasStdEnc_HasMSA, // CFCMSA |
| 11961 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, // CINS |
| 11962 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, // CINS32 |
| 11963 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, // CINS64_32 |
| 11964 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, // CINS_i32 |
| 11965 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CLASS_D |
| 11966 | CEFBS_InMicroMips_HasMips32r6, // CLASS_D_MMR6 |
| 11967 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CLASS_S |
| 11968 | CEFBS_InMicroMips_HasMips32r6, // CLASS_S_MMR6 |
| 11969 | CEFBS_HasStdEnc_HasMSA, // CLEI_S_B |
| 11970 | CEFBS_HasStdEnc_HasMSA, // CLEI_S_D |
| 11971 | CEFBS_HasStdEnc_HasMSA, // CLEI_S_H |
| 11972 | CEFBS_HasStdEnc_HasMSA, // CLEI_S_W |
| 11973 | CEFBS_HasStdEnc_HasMSA, // CLEI_U_B |
| 11974 | CEFBS_HasStdEnc_HasMSA, // CLEI_U_D |
| 11975 | CEFBS_HasStdEnc_HasMSA, // CLEI_U_H |
| 11976 | CEFBS_HasStdEnc_HasMSA, // CLEI_U_W |
| 11977 | CEFBS_HasStdEnc_HasMSA, // CLE_S_B |
| 11978 | CEFBS_HasStdEnc_HasMSA, // CLE_S_D |
| 11979 | CEFBS_HasStdEnc_HasMSA, // CLE_S_H |
| 11980 | CEFBS_HasStdEnc_HasMSA, // CLE_S_W |
| 11981 | CEFBS_HasStdEnc_HasMSA, // CLE_U_B |
| 11982 | CEFBS_HasStdEnc_HasMSA, // CLE_U_D |
| 11983 | CEFBS_HasStdEnc_HasMSA, // CLE_U_H |
| 11984 | CEFBS_HasStdEnc_HasMSA, // CLE_U_W |
| 11985 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // CLO |
| 11986 | CEFBS_InMicroMips, // CLO_MM |
| 11987 | CEFBS_InMicroMips_HasMips32r6, // CLO_MMR6 |
| 11988 | CEFBS_HasStdEnc_HasMips32r6, // CLO_R6 |
| 11989 | CEFBS_HasStdEnc_HasMSA, // CLTI_S_B |
| 11990 | CEFBS_HasStdEnc_HasMSA, // CLTI_S_D |
| 11991 | CEFBS_HasStdEnc_HasMSA, // CLTI_S_H |
| 11992 | CEFBS_HasStdEnc_HasMSA, // CLTI_S_W |
| 11993 | CEFBS_HasStdEnc_HasMSA, // CLTI_U_B |
| 11994 | CEFBS_HasStdEnc_HasMSA, // CLTI_U_D |
| 11995 | CEFBS_HasStdEnc_HasMSA, // CLTI_U_H |
| 11996 | CEFBS_HasStdEnc_HasMSA, // CLTI_U_W |
| 11997 | CEFBS_HasStdEnc_HasMSA, // CLT_S_B |
| 11998 | CEFBS_HasStdEnc_HasMSA, // CLT_S_D |
| 11999 | CEFBS_HasStdEnc_HasMSA, // CLT_S_H |
| 12000 | CEFBS_HasStdEnc_HasMSA, // CLT_S_W |
| 12001 | CEFBS_HasStdEnc_HasMSA, // CLT_U_B |
| 12002 | CEFBS_HasStdEnc_HasMSA, // CLT_U_D |
| 12003 | CEFBS_HasStdEnc_HasMSA, // CLT_U_H |
| 12004 | CEFBS_HasStdEnc_HasMSA, // CLT_U_W |
| 12005 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // CLZ |
| 12006 | CEFBS_InMicroMips, // CLZ_MM |
| 12007 | CEFBS_InMicroMips_HasMips32r6, // CLZ_MMR6 |
| 12008 | CEFBS_HasStdEnc_HasMips32r6, // CLZ_R6 |
| 12009 | CEFBS_HasDSPR2, // CMPGDU_EQ_QB |
| 12010 | CEFBS_InMicroMips_HasDSPR2, // CMPGDU_EQ_QB_MMR2 |
| 12011 | CEFBS_HasDSPR2, // CMPGDU_LE_QB |
| 12012 | CEFBS_InMicroMips_HasDSPR2, // CMPGDU_LE_QB_MMR2 |
| 12013 | CEFBS_HasDSPR2, // CMPGDU_LT_QB |
| 12014 | CEFBS_InMicroMips_HasDSPR2, // CMPGDU_LT_QB_MMR2 |
| 12015 | CEFBS_HasDSP, // CMPGU_EQ_QB |
| 12016 | CEFBS_InMicroMips_HasDSP, // CMPGU_EQ_QB_MM |
| 12017 | CEFBS_HasDSP, // CMPGU_LE_QB |
| 12018 | CEFBS_InMicroMips_HasDSP, // CMPGU_LE_QB_MM |
| 12019 | CEFBS_HasDSP, // CMPGU_LT_QB |
| 12020 | CEFBS_InMicroMips_HasDSP, // CMPGU_LT_QB_MM |
| 12021 | CEFBS_HasDSP, // CMPU_EQ_QB |
| 12022 | CEFBS_InMicroMips_HasDSP, // CMPU_EQ_QB_MM |
| 12023 | CEFBS_HasDSP, // CMPU_LE_QB |
| 12024 | CEFBS_InMicroMips_HasDSP, // CMPU_LE_QB_MM |
| 12025 | CEFBS_HasDSP, // CMPU_LT_QB |
| 12026 | CEFBS_InMicroMips_HasDSP, // CMPU_LT_QB_MM |
| 12027 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_AF_D_MMR6 |
| 12028 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_AF_S_MMR6 |
| 12029 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_EQ_D |
| 12030 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_EQ_D_MMR6 |
| 12031 | CEFBS_HasDSP, // CMP_EQ_PH |
| 12032 | CEFBS_InMicroMips_HasDSP, // CMP_EQ_PH_MM |
| 12033 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_EQ_S |
| 12034 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_EQ_S_MMR6 |
| 12035 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_F_D |
| 12036 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_F_S |
| 12037 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_LE_D |
| 12038 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_LE_D_MMR6 |
| 12039 | CEFBS_HasDSP, // CMP_LE_PH |
| 12040 | CEFBS_InMicroMips_HasDSP, // CMP_LE_PH_MM |
| 12041 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_LE_S |
| 12042 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_LE_S_MMR6 |
| 12043 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_LT_D |
| 12044 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_LT_D_MMR6 |
| 12045 | CEFBS_HasDSP, // CMP_LT_PH |
| 12046 | CEFBS_InMicroMips_HasDSP, // CMP_LT_PH_MM |
| 12047 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_LT_S |
| 12048 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_LT_S_MMR6 |
| 12049 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SAF_D |
| 12050 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SAF_D_MMR6 |
| 12051 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SAF_S |
| 12052 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SAF_S_MMR6 |
| 12053 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SEQ_D |
| 12054 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SEQ_D_MMR6 |
| 12055 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SEQ_S |
| 12056 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SEQ_S_MMR6 |
| 12057 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SLE_D |
| 12058 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SLE_D_MMR6 |
| 12059 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SLE_S |
| 12060 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SLE_S_MMR6 |
| 12061 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SLT_D |
| 12062 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SLT_D_MMR6 |
| 12063 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SLT_S |
| 12064 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SLT_S_MMR6 |
| 12065 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SUEQ_D |
| 12066 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SUEQ_D_MMR6 |
| 12067 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SUEQ_S |
| 12068 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SUEQ_S_MMR6 |
| 12069 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SULE_D |
| 12070 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SULE_D_MMR6 |
| 12071 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SULE_S |
| 12072 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SULE_S_MMR6 |
| 12073 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SULT_D |
| 12074 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SULT_D_MMR6 |
| 12075 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SULT_S |
| 12076 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SULT_S_MMR6 |
| 12077 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SUN_D |
| 12078 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SUN_D_MMR6 |
| 12079 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_SUN_S |
| 12080 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_SUN_S_MMR6 |
| 12081 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_UEQ_D |
| 12082 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_UEQ_D_MMR6 |
| 12083 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_UEQ_S |
| 12084 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_UEQ_S_MMR6 |
| 12085 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_ULE_D |
| 12086 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_ULE_D_MMR6 |
| 12087 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_ULE_S |
| 12088 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_ULE_S_MMR6 |
| 12089 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_ULT_D |
| 12090 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_ULT_D_MMR6 |
| 12091 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_ULT_S |
| 12092 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_ULT_S_MMR6 |
| 12093 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_UN_D |
| 12094 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_UN_D_MMR6 |
| 12095 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // CMP_UN_S |
| 12096 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CMP_UN_S_MMR6 |
| 12097 | CEFBS_HasStdEnc_HasMSA, // COPY_S_B |
| 12098 | CEFBS_HasStdEnc_HasMSA_HasMips64, // COPY_S_D |
| 12099 | CEFBS_HasStdEnc_HasMSA, // COPY_S_H |
| 12100 | CEFBS_HasStdEnc_HasMSA, // COPY_S_W |
| 12101 | CEFBS_HasStdEnc_HasMSA, // COPY_U_B |
| 12102 | CEFBS_HasStdEnc_HasMSA, // COPY_U_H |
| 12103 | CEFBS_HasStdEnc_HasMSA_HasMips64, // COPY_U_W |
| 12104 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, // CRC32B |
| 12105 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, // CRC32CB |
| 12106 | CEFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips, // CRC32CD |
| 12107 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, // CRC32CH |
| 12108 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, // CRC32CW |
| 12109 | CEFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips, // CRC32D |
| 12110 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, // CRC32H |
| 12111 | CEFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, // CRC32W |
| 12112 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // CTC1 |
| 12113 | CEFBS_InMicroMips_IsNotSoftFloat, // CTC1_MM |
| 12114 | CEFBS_InMicroMips, // CTC2_MM |
| 12115 | CEFBS_HasStdEnc_HasMSA, // CTCMSA |
| 12116 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_D32_S |
| 12117 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_D32_S_MM |
| 12118 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_D32_W |
| 12119 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_D32_W_MM |
| 12120 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, // CVT_D64_L |
| 12121 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_D64_S |
| 12122 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_D64_S_MM |
| 12123 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_D64_W |
| 12124 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_D64_W_MM |
| 12125 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_HasMips32r6_IsNotSoftFloat, // CVT_D_L_MMR6 |
| 12126 | CEFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, // CVT_L_D64 |
| 12127 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_L_D64_MM |
| 12128 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CVT_L_D_MMR6 |
| 12129 | CEFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, // CVT_L_S |
| 12130 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_L_S_MM |
| 12131 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CVT_L_S_MMR6 |
| 12132 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, // CVT_PS_PW64 |
| 12133 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // CVT_PS_S64 |
| 12134 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, // CVT_PW_PS64 |
| 12135 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_S_D32 |
| 12136 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_S_D32_MM |
| 12137 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_S_D64 |
| 12138 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_S_D64_MM |
| 12139 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, // CVT_S_L |
| 12140 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_HasMips32r6_IsNotSoftFloat, // CVT_S_L_MMR6 |
| 12141 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // CVT_S_PL64 |
| 12142 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // CVT_S_PU64 |
| 12143 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // CVT_S_W |
| 12144 | CEFBS_InMicroMips_IsNotSoftFloat, // CVT_S_W_MM |
| 12145 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CVT_S_W_MMR6 |
| 12146 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_W_D32 |
| 12147 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_W_D32_MM |
| 12148 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // CVT_W_D64 |
| 12149 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // CVT_W_D64_MM |
| 12150 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // CVT_W_S |
| 12151 | CEFBS_InMicroMips_IsNotSoftFloat, // CVT_W_S_MM |
| 12152 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // CVT_W_S_MMR6 |
| 12153 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_EQ_D32 |
| 12154 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_EQ_D32_MM |
| 12155 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_EQ_D64 |
| 12156 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_EQ_D64_MM |
| 12157 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_EQ_S |
| 12158 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_EQ_S_MM |
| 12159 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_F_D32 |
| 12160 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_F_D32_MM |
| 12161 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_F_D64 |
| 12162 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_F_D64_MM |
| 12163 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_F_S |
| 12164 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_F_S_MM |
| 12165 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_LE_D32 |
| 12166 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_LE_D32_MM |
| 12167 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_LE_D64 |
| 12168 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_LE_D64_MM |
| 12169 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_LE_S |
| 12170 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_LE_S_MM |
| 12171 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_LT_D32 |
| 12172 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_LT_D32_MM |
| 12173 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_LT_D64 |
| 12174 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_LT_D64_MM |
| 12175 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_LT_S |
| 12176 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_LT_S_MM |
| 12177 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGE_D32 |
| 12178 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGE_D32_MM |
| 12179 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGE_D64 |
| 12180 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGE_D64_MM |
| 12181 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_NGE_S |
| 12182 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_NGE_S_MM |
| 12183 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGLE_D32 |
| 12184 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGLE_D32_MM |
| 12185 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGLE_D64 |
| 12186 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGLE_D64_MM |
| 12187 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_NGLE_S |
| 12188 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_NGLE_S_MM |
| 12189 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGL_D32 |
| 12190 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGL_D32_MM |
| 12191 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGL_D64 |
| 12192 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGL_D64_MM |
| 12193 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_NGL_S |
| 12194 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_NGL_S_MM |
| 12195 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGT_D32 |
| 12196 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGT_D32_MM |
| 12197 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_NGT_D64 |
| 12198 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_NGT_D64_MM |
| 12199 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_NGT_S |
| 12200 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_NGT_S_MM |
| 12201 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_OLE_D32 |
| 12202 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_OLE_D32_MM |
| 12203 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_OLE_D64 |
| 12204 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_OLE_D64_MM |
| 12205 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_OLE_S |
| 12206 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_OLE_S_MM |
| 12207 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_OLT_D32 |
| 12208 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_OLT_D32_MM |
| 12209 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_OLT_D64 |
| 12210 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_OLT_D64_MM |
| 12211 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_OLT_S |
| 12212 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_OLT_S_MM |
| 12213 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_SEQ_D32 |
| 12214 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_SEQ_D32_MM |
| 12215 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_SEQ_D64 |
| 12216 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_SEQ_D64_MM |
| 12217 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_SEQ_S |
| 12218 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_SEQ_S_MM |
| 12219 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_SF_D32 |
| 12220 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_SF_D32_MM |
| 12221 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_SF_D64 |
| 12222 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_SF_D64_MM |
| 12223 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_SF_S |
| 12224 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_SF_S_MM |
| 12225 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_UEQ_D32 |
| 12226 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_UEQ_D32_MM |
| 12227 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_UEQ_D64 |
| 12228 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_UEQ_D64_MM |
| 12229 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_UEQ_S |
| 12230 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_UEQ_S_MM |
| 12231 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_ULE_D32 |
| 12232 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_ULE_D32_MM |
| 12233 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_ULE_D64 |
| 12234 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_ULE_D64_MM |
| 12235 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_ULE_S |
| 12236 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_ULE_S_MM |
| 12237 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_ULT_D32 |
| 12238 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_ULT_D32_MM |
| 12239 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_ULT_D64 |
| 12240 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_ULT_D64_MM |
| 12241 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_ULT_S |
| 12242 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_ULT_S_MM |
| 12243 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_UN_D32 |
| 12244 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_UN_D32_MM |
| 12245 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // C_UN_D64 |
| 12246 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // C_UN_D64_MM |
| 12247 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_IsNotSoftFloat_NotInMicroMips, // C_UN_S |
| 12248 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // C_UN_S_MM |
| 12249 | CEFBS_InMips16Mode, // CmpRxRy16 |
| 12250 | CEFBS_InMips16Mode, // CmpiRxImm16 |
| 12251 | CEFBS_InMips16Mode, // CmpiRxImmX16 |
| 12252 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DADD |
| 12253 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // DADDi |
| 12254 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DADDiu |
| 12255 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DADDu |
| 12256 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DAHI |
| 12257 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DALIGN |
| 12258 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DATI |
| 12259 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DAUI |
| 12260 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DBITSWAP |
| 12261 | CEFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips, // DCLO |
| 12262 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DCLO_R6 |
| 12263 | CEFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips, // DCLZ |
| 12264 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DCLZ_R6 |
| 12265 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DDIV |
| 12266 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DDIVU |
| 12267 | CEFBS_HasStdEnc_HasMips32_NotInMicroMips, // DERET |
| 12268 | CEFBS_InMicroMips, // DERET_MM |
| 12269 | CEFBS_InMicroMips_HasMips32r6, // DERET_MMR6 |
| 12270 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DEXT |
| 12271 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DEXT64_32 |
| 12272 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DEXTM |
| 12273 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DEXTU |
| 12274 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // DI |
| 12275 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DINS |
| 12276 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DINSM |
| 12277 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DINSU |
| 12278 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // DIV |
| 12279 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // DIVU |
| 12280 | CEFBS_InMicroMips_HasMips32r6, // DIVU_MMR6 |
| 12281 | CEFBS_InMicroMips_HasMips32r6, // DIV_MMR6 |
| 12282 | CEFBS_HasStdEnc_HasMSA, // DIV_S_B |
| 12283 | CEFBS_HasStdEnc_HasMSA, // DIV_S_D |
| 12284 | CEFBS_HasStdEnc_HasMSA, // DIV_S_H |
| 12285 | CEFBS_HasStdEnc_HasMSA, // DIV_S_W |
| 12286 | CEFBS_HasStdEnc_HasMSA, // DIV_U_B |
| 12287 | CEFBS_HasStdEnc_HasMSA, // DIV_U_D |
| 12288 | CEFBS_HasStdEnc_HasMSA, // DIV_U_H |
| 12289 | CEFBS_HasStdEnc_HasMSA, // DIV_U_W |
| 12290 | CEFBS_InMicroMips, // DI_MM |
| 12291 | CEFBS_InMicroMips_HasMips32r6, // DI_MMR6 |
| 12292 | CEFBS_HasStdEnc_HasMSA_HasMips64, // DLSA |
| 12293 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DLSA_R6 |
| 12294 | CEFBS_HasStdEnc_IsGP64bit_HasMips3, // DMFC0 |
| 12295 | CEFBS_HasStdEnc_HasMips3_IsNotSoftFloat_IsNotSingleFloat, // DMFC1 |
| 12296 | CEFBS_HasStdEnc_IsGP64bit_HasMips3, // DMFC2 |
| 12297 | CEFBS_HasCnMips, // DMFC2_OCTEON |
| 12298 | CEFBS_HasStdEnc_HasMips64r5_HasVirt, // DMFGC0 |
| 12299 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DMOD |
| 12300 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DMODU |
| 12301 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // DMT |
| 12302 | CEFBS_HasStdEnc_IsGP64bit_HasMips3, // DMTC0 |
| 12303 | CEFBS_HasStdEnc_HasMips3_IsNotSoftFloat_IsNotSingleFloat, // DMTC1 |
| 12304 | CEFBS_HasStdEnc_IsGP64bit_HasMips3, // DMTC2 |
| 12305 | CEFBS_HasCnMips, // DMTC2_OCTEON |
| 12306 | CEFBS_HasStdEnc_HasMips64r5_HasVirt, // DMTGC0 |
| 12307 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DMUH |
| 12308 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DMUHU |
| 12309 | CEFBS_HasCnMips, // DMUL |
| 12310 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DMULT |
| 12311 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DMULTu |
| 12312 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DMULU |
| 12313 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // DMUL_R6 |
| 12314 | CEFBS_HasStdEnc_HasMSA, // DOTP_S_D |
| 12315 | CEFBS_HasStdEnc_HasMSA, // DOTP_S_H |
| 12316 | CEFBS_HasStdEnc_HasMSA, // DOTP_S_W |
| 12317 | CEFBS_HasStdEnc_HasMSA, // DOTP_U_D |
| 12318 | CEFBS_HasStdEnc_HasMSA, // DOTP_U_H |
| 12319 | CEFBS_HasStdEnc_HasMSA, // DOTP_U_W |
| 12320 | CEFBS_HasStdEnc_HasMSA, // DPADD_S_D |
| 12321 | CEFBS_HasStdEnc_HasMSA, // DPADD_S_H |
| 12322 | CEFBS_HasStdEnc_HasMSA, // DPADD_S_W |
| 12323 | CEFBS_HasStdEnc_HasMSA, // DPADD_U_D |
| 12324 | CEFBS_HasStdEnc_HasMSA, // DPADD_U_H |
| 12325 | CEFBS_HasStdEnc_HasMSA, // DPADD_U_W |
| 12326 | CEFBS_HasDSPR2, // DPAQX_SA_W_PH |
| 12327 | CEFBS_InMicroMips_HasDSPR2, // DPAQX_SA_W_PH_MMR2 |
| 12328 | CEFBS_HasDSPR2, // DPAQX_S_W_PH |
| 12329 | CEFBS_InMicroMips_HasDSPR2, // DPAQX_S_W_PH_MMR2 |
| 12330 | CEFBS_HasDSP, // DPAQ_SA_L_W |
| 12331 | CEFBS_InMicroMips_HasDSP, // DPAQ_SA_L_W_MM |
| 12332 | CEFBS_HasDSP, // DPAQ_S_W_PH |
| 12333 | CEFBS_InMicroMips_HasDSP, // DPAQ_S_W_PH_MM |
| 12334 | CEFBS_HasDSP, // DPAU_H_QBL |
| 12335 | CEFBS_InMicroMips_HasDSP, // DPAU_H_QBL_MM |
| 12336 | CEFBS_HasDSP, // DPAU_H_QBR |
| 12337 | CEFBS_InMicroMips_HasDSP, // DPAU_H_QBR_MM |
| 12338 | CEFBS_HasDSPR2, // DPAX_W_PH |
| 12339 | CEFBS_InMicroMips_HasDSPR2, // DPAX_W_PH_MMR2 |
| 12340 | CEFBS_HasDSPR2, // DPA_W_PH |
| 12341 | CEFBS_InMicroMips_HasDSPR2, // DPA_W_PH_MMR2 |
| 12342 | CEFBS_HasCnMips, // DPOP |
| 12343 | CEFBS_HasDSPR2, // DPSQX_SA_W_PH |
| 12344 | CEFBS_InMicroMips_HasDSPR2, // DPSQX_SA_W_PH_MMR2 |
| 12345 | CEFBS_HasDSPR2, // DPSQX_S_W_PH |
| 12346 | CEFBS_InMicroMips_HasDSPR2, // DPSQX_S_W_PH_MMR2 |
| 12347 | CEFBS_HasDSP, // DPSQ_SA_L_W |
| 12348 | CEFBS_InMicroMips_HasDSP, // DPSQ_SA_L_W_MM |
| 12349 | CEFBS_HasDSP, // DPSQ_S_W_PH |
| 12350 | CEFBS_InMicroMips_HasDSP, // DPSQ_S_W_PH_MM |
| 12351 | CEFBS_HasStdEnc_HasMSA, // DPSUB_S_D |
| 12352 | CEFBS_HasStdEnc_HasMSA, // DPSUB_S_H |
| 12353 | CEFBS_HasStdEnc_HasMSA, // DPSUB_S_W |
| 12354 | CEFBS_HasStdEnc_HasMSA, // DPSUB_U_D |
| 12355 | CEFBS_HasStdEnc_HasMSA, // DPSUB_U_H |
| 12356 | CEFBS_HasStdEnc_HasMSA, // DPSUB_U_W |
| 12357 | CEFBS_HasDSP, // DPSU_H_QBL |
| 12358 | CEFBS_InMicroMips_HasDSP, // DPSU_H_QBL_MM |
| 12359 | CEFBS_HasDSP, // DPSU_H_QBR |
| 12360 | CEFBS_InMicroMips_HasDSP, // DPSU_H_QBR_MM |
| 12361 | CEFBS_HasDSPR2, // DPSX_W_PH |
| 12362 | CEFBS_InMicroMips_HasDSPR2, // DPSX_W_PH_MMR2 |
| 12363 | CEFBS_HasDSPR2, // DPS_W_PH |
| 12364 | CEFBS_InMicroMips_HasDSPR2, // DPS_W_PH_MMR2 |
| 12365 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DROTR |
| 12366 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DROTR32 |
| 12367 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DROTRV |
| 12368 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DSBH |
| 12369 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DSDIV |
| 12370 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // DSHD |
| 12371 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSLL |
| 12372 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSLL32 |
| 12373 | CEFBS_NotInMips16Mode_IsGP64bit, // DSLL64_32 |
| 12374 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSLLV |
| 12375 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSRA |
| 12376 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSRA32 |
| 12377 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSRAV |
| 12378 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSRL |
| 12379 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSRL32 |
| 12380 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSRLV |
| 12381 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSUB |
| 12382 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // DSUBu |
| 12383 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // DUDIV |
| 12384 | CEFBS_HasStdEnc_HasMips32r6, // DVP |
| 12385 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // DVPE |
| 12386 | CEFBS_InMicroMips_HasMips32r6, // DVP_MMR6 |
| 12387 | CEFBS_InMips16Mode, // DivRxRy16 |
| 12388 | CEFBS_InMips16Mode, // DivuRxRy16 |
| 12389 | CEFBS_HasStdEnc_NotInMicroMips, // EHB |
| 12390 | CEFBS_InMicroMips, // EHB_MM |
| 12391 | CEFBS_InMicroMips_HasMips32r6, // EHB_MMR6 |
| 12392 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // EI |
| 12393 | CEFBS_InMicroMips, // EI_MM |
| 12394 | CEFBS_InMicroMips_HasMips32r6, // EI_MMR6 |
| 12395 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // EMT |
| 12396 | CEFBS_HasStdEnc_HasMips3_32_NotInMicroMips, // ERET |
| 12397 | CEFBS_HasStdEnc_HasMips32r5_NotInMicroMips, // ERETNC |
| 12398 | CEFBS_InMicroMips_HasMips32r6, // ERETNC_MMR6 |
| 12399 | CEFBS_InMicroMips, // ERET_MM |
| 12400 | CEFBS_InMicroMips_HasMips32r6, // ERET_MMR6 |
| 12401 | CEFBS_HasStdEnc_HasMips32r6, // EVP |
| 12402 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // EVPE |
| 12403 | CEFBS_InMicroMips_HasMips32r6, // EVP_MMR6 |
| 12404 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // EXT |
| 12405 | CEFBS_HasDSP, // EXTP |
| 12406 | CEFBS_HasDSP, // EXTPDP |
| 12407 | CEFBS_HasDSP, // EXTPDPV |
| 12408 | CEFBS_InMicroMips_HasDSP, // EXTPDPV_MM |
| 12409 | CEFBS_InMicroMips_HasDSP, // EXTPDP_MM |
| 12410 | CEFBS_HasDSP, // EXTPV |
| 12411 | CEFBS_InMicroMips_HasDSP, // EXTPV_MM |
| 12412 | CEFBS_InMicroMips_HasDSP, // EXTP_MM |
| 12413 | CEFBS_HasDSP, // EXTRV_RS_W |
| 12414 | CEFBS_InMicroMips_HasDSP, // EXTRV_RS_W_MM |
| 12415 | CEFBS_HasDSP, // EXTRV_R_W |
| 12416 | CEFBS_InMicroMips_HasDSP, // EXTRV_R_W_MM |
| 12417 | CEFBS_HasDSP, // EXTRV_S_H |
| 12418 | CEFBS_InMicroMips_HasDSP, // EXTRV_S_H_MM |
| 12419 | CEFBS_HasDSP, // EXTRV_W |
| 12420 | CEFBS_InMicroMips_HasDSP, // EXTRV_W_MM |
| 12421 | CEFBS_HasDSP, // EXTR_RS_W |
| 12422 | CEFBS_InMicroMips_HasDSP, // EXTR_RS_W_MM |
| 12423 | CEFBS_HasDSP, // EXTR_R_W |
| 12424 | CEFBS_InMicroMips_HasDSP, // EXTR_R_W_MM |
| 12425 | CEFBS_HasDSP, // EXTR_S_H |
| 12426 | CEFBS_InMicroMips_HasDSP, // EXTR_S_H_MM |
| 12427 | CEFBS_HasDSP, // EXTR_W |
| 12428 | CEFBS_InMicroMips_HasDSP, // EXTR_W_MM |
| 12429 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, // EXTS |
| 12430 | CEFBS_HasMips64_HasCnMips_NotInMicroMips, // EXTS32 |
| 12431 | CEFBS_InMicroMips_NotMips32r6, // EXT_MM |
| 12432 | CEFBS_InMicroMips_HasMips32r6, // EXT_MMR6 |
| 12433 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FABS_D32 |
| 12434 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FABS_D32_MM |
| 12435 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FABS_D64 |
| 12436 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FABS_D64_MM |
| 12437 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // FABS_S |
| 12438 | CEFBS_InMicroMips_IsNotSoftFloat, // FABS_S_MM |
| 12439 | CEFBS_HasStdEnc_HasMSA, // FADD_D |
| 12440 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FADD_D32 |
| 12441 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FADD_D32_MM |
| 12442 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FADD_D64 |
| 12443 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FADD_D64_MM |
| 12444 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // FADD_PS64 |
| 12445 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // FADD_S |
| 12446 | CEFBS_InMicroMips_IsNotSoftFloat, // FADD_S_MM |
| 12447 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FADD_S_MMR6 |
| 12448 | CEFBS_HasStdEnc_HasMSA, // FADD_W |
| 12449 | CEFBS_HasStdEnc_HasMSA, // FCAF_D |
| 12450 | CEFBS_HasStdEnc_HasMSA, // FCAF_W |
| 12451 | CEFBS_HasStdEnc_HasMSA, // FCEQ_D |
| 12452 | CEFBS_HasStdEnc_HasMSA, // FCEQ_W |
| 12453 | CEFBS_HasStdEnc_HasMSA, // FCLASS_D |
| 12454 | CEFBS_HasStdEnc_HasMSA, // FCLASS_W |
| 12455 | CEFBS_HasStdEnc_HasMSA, // FCLE_D |
| 12456 | CEFBS_HasStdEnc_HasMSA, // FCLE_W |
| 12457 | CEFBS_HasStdEnc_HasMSA, // FCLT_D |
| 12458 | CEFBS_HasStdEnc_HasMSA, // FCLT_W |
| 12459 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // FCMP_D32 |
| 12460 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // FCMP_D32_MM |
| 12461 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_NotMips32r6_NotMips64r6_IsNotSoftFloat, // FCMP_D64 |
| 12462 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // FCMP_S32 |
| 12463 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // FCMP_S32_MM |
| 12464 | CEFBS_HasStdEnc_HasMSA, // FCNE_D |
| 12465 | CEFBS_HasStdEnc_HasMSA, // FCNE_W |
| 12466 | CEFBS_HasStdEnc_HasMSA, // FCOR_D |
| 12467 | CEFBS_HasStdEnc_HasMSA, // FCOR_W |
| 12468 | CEFBS_HasStdEnc_HasMSA, // FCUEQ_D |
| 12469 | CEFBS_HasStdEnc_HasMSA, // FCUEQ_W |
| 12470 | CEFBS_HasStdEnc_HasMSA, // FCULE_D |
| 12471 | CEFBS_HasStdEnc_HasMSA, // FCULE_W |
| 12472 | CEFBS_HasStdEnc_HasMSA, // FCULT_D |
| 12473 | CEFBS_HasStdEnc_HasMSA, // FCULT_W |
| 12474 | CEFBS_HasStdEnc_HasMSA, // FCUNE_D |
| 12475 | CEFBS_HasStdEnc_HasMSA, // FCUNE_W |
| 12476 | CEFBS_HasStdEnc_HasMSA, // FCUN_D |
| 12477 | CEFBS_HasStdEnc_HasMSA, // FCUN_W |
| 12478 | CEFBS_HasStdEnc_HasMSA, // FDIV_D |
| 12479 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FDIV_D32 |
| 12480 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FDIV_D32_MM |
| 12481 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FDIV_D64 |
| 12482 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FDIV_D64_MM |
| 12483 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // FDIV_S |
| 12484 | CEFBS_InMicroMips_IsNotSoftFloat, // FDIV_S_MM |
| 12485 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FDIV_S_MMR6 |
| 12486 | CEFBS_HasStdEnc_HasMSA, // FDIV_W |
| 12487 | CEFBS_HasStdEnc_HasMSA, // FEXDO_H |
| 12488 | CEFBS_HasStdEnc_HasMSA, // FEXDO_W |
| 12489 | CEFBS_HasStdEnc_HasMSA, // FEXP2_D |
| 12490 | CEFBS_HasStdEnc_HasMSA, // FEXP2_W |
| 12491 | CEFBS_HasStdEnc_HasMSA, // FEXUPL_D |
| 12492 | CEFBS_HasStdEnc_HasMSA, // FEXUPL_W |
| 12493 | CEFBS_HasStdEnc_HasMSA, // FEXUPR_D |
| 12494 | CEFBS_HasStdEnc_HasMSA, // FEXUPR_W |
| 12495 | CEFBS_HasStdEnc_HasMSA, // FFINT_S_D |
| 12496 | CEFBS_HasStdEnc_HasMSA, // FFINT_S_W |
| 12497 | CEFBS_HasStdEnc_HasMSA, // FFINT_U_D |
| 12498 | CEFBS_HasStdEnc_HasMSA, // FFINT_U_W |
| 12499 | CEFBS_HasStdEnc_HasMSA, // FFQL_D |
| 12500 | CEFBS_HasStdEnc_HasMSA, // FFQL_W |
| 12501 | CEFBS_HasStdEnc_HasMSA, // FFQR_D |
| 12502 | CEFBS_HasStdEnc_HasMSA, // FFQR_W |
| 12503 | CEFBS_HasStdEnc_HasMSA, // FILL_B |
| 12504 | CEFBS_HasStdEnc_HasMSA_HasMips64, // FILL_D |
| 12505 | CEFBS_HasStdEnc_HasMSA, // FILL_H |
| 12506 | CEFBS_HasStdEnc_HasMSA, // FILL_W |
| 12507 | CEFBS_HasStdEnc_HasMSA, // FLOG2_D |
| 12508 | CEFBS_HasStdEnc_HasMSA, // FLOG2_W |
| 12509 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32_IsNotSoftFloat_NotInMicroMips, // FLOOR_L_D64 |
| 12510 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FLOOR_L_D_MMR6 |
| 12511 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // FLOOR_L_S |
| 12512 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FLOOR_L_S_MMR6 |
| 12513 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // FLOOR_W_D32 |
| 12514 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // FLOOR_W_D64 |
| 12515 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FLOOR_W_D_MMR6 |
| 12516 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FLOOR_W_MM |
| 12517 | CEFBS_HasStdEnc_HasMips2_NotR5900_IsNotSoftFloat_NotInMicroMips, // FLOOR_W_S |
| 12518 | CEFBS_InMicroMips_IsNotSoftFloat, // FLOOR_W_S_MM |
| 12519 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FLOOR_W_S_MMR6 |
| 12520 | CEFBS_HasStdEnc_HasMSA, // FMADD_D |
| 12521 | CEFBS_HasStdEnc_HasMSA, // FMADD_W |
| 12522 | CEFBS_HasStdEnc_HasMSA, // FMAX_A_D |
| 12523 | CEFBS_HasStdEnc_HasMSA, // FMAX_A_W |
| 12524 | CEFBS_HasStdEnc_HasMSA, // FMAX_D |
| 12525 | CEFBS_HasStdEnc_HasMSA, // FMAX_W |
| 12526 | CEFBS_HasStdEnc_HasMSA, // FMIN_A_D |
| 12527 | CEFBS_HasStdEnc_HasMSA, // FMIN_A_W |
| 12528 | CEFBS_HasStdEnc_HasMSA, // FMIN_D |
| 12529 | CEFBS_HasStdEnc_HasMSA, // FMIN_W |
| 12530 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FMOV_D32 |
| 12531 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FMOV_D32_MM |
| 12532 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FMOV_D64 |
| 12533 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FMOV_D64_MM |
| 12534 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FMOV_D_MMR6 |
| 12535 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // FMOV_S |
| 12536 | CEFBS_InMicroMips_IsNotSoftFloat, // FMOV_S_MM |
| 12537 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FMOV_S_MMR6 |
| 12538 | CEFBS_HasStdEnc_HasMSA, // FMSUB_D |
| 12539 | CEFBS_HasStdEnc_HasMSA, // FMSUB_W |
| 12540 | CEFBS_HasStdEnc_HasMSA, // FMUL_D |
| 12541 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FMUL_D32 |
| 12542 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FMUL_D32_MM |
| 12543 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FMUL_D64 |
| 12544 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FMUL_D64_MM |
| 12545 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // FMUL_PS64 |
| 12546 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // FMUL_S |
| 12547 | CEFBS_InMicroMips_IsNotSoftFloat, // FMUL_S_MM |
| 12548 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FMUL_S_MMR6 |
| 12549 | CEFBS_HasStdEnc_HasMSA, // FMUL_W |
| 12550 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FNEG_D32 |
| 12551 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FNEG_D32_MM |
| 12552 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FNEG_D64 |
| 12553 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FNEG_D64_MM |
| 12554 | CEFBS_HasStdEnc_IsNotSoftFloat, // FNEG_S |
| 12555 | CEFBS_InMicroMips_IsNotSoftFloat, // FNEG_S_MM |
| 12556 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FNEG_S_MMR6 |
| 12557 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // FORK |
| 12558 | CEFBS_HasStdEnc_HasMSA, // FRCP_D |
| 12559 | CEFBS_HasStdEnc_HasMSA, // FRCP_W |
| 12560 | CEFBS_HasStdEnc_HasMSA, // FRINT_D |
| 12561 | CEFBS_HasStdEnc_HasMSA, // FRINT_W |
| 12562 | CEFBS_HasStdEnc_HasMSA, // FRSQRT_D |
| 12563 | CEFBS_HasStdEnc_HasMSA, // FRSQRT_W |
| 12564 | CEFBS_HasStdEnc_HasMSA, // FSAF_D |
| 12565 | CEFBS_HasStdEnc_HasMSA, // FSAF_W |
| 12566 | CEFBS_HasStdEnc_HasMSA, // FSEQ_D |
| 12567 | CEFBS_HasStdEnc_HasMSA, // FSEQ_W |
| 12568 | CEFBS_HasStdEnc_HasMSA, // FSLE_D |
| 12569 | CEFBS_HasStdEnc_HasMSA, // FSLE_W |
| 12570 | CEFBS_HasStdEnc_HasMSA, // FSLT_D |
| 12571 | CEFBS_HasStdEnc_HasMSA, // FSLT_W |
| 12572 | CEFBS_HasStdEnc_HasMSA, // FSNE_D |
| 12573 | CEFBS_HasStdEnc_HasMSA, // FSNE_W |
| 12574 | CEFBS_HasStdEnc_HasMSA, // FSOR_D |
| 12575 | CEFBS_HasStdEnc_HasMSA, // FSOR_W |
| 12576 | CEFBS_HasStdEnc_HasMSA, // FSQRT_D |
| 12577 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // FSQRT_D32 |
| 12578 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FSQRT_D32_MM |
| 12579 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // FSQRT_D64 |
| 12580 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FSQRT_D64_MM |
| 12581 | CEFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, // FSQRT_S |
| 12582 | CEFBS_InMicroMips_IsNotSoftFloat, // FSQRT_S_MM |
| 12583 | CEFBS_HasStdEnc_HasMSA, // FSQRT_W |
| 12584 | CEFBS_HasStdEnc_HasMSA, // FSUB_D |
| 12585 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FSUB_D32 |
| 12586 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FSUB_D32_MM |
| 12587 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // FSUB_D64 |
| 12588 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // FSUB_D64_MM |
| 12589 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // FSUB_PS64 |
| 12590 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // FSUB_S |
| 12591 | CEFBS_InMicroMips_IsNotSoftFloat, // FSUB_S_MM |
| 12592 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // FSUB_S_MMR6 |
| 12593 | CEFBS_HasStdEnc_HasMSA, // FSUB_W |
| 12594 | CEFBS_HasStdEnc_HasMSA, // FSUEQ_D |
| 12595 | CEFBS_HasStdEnc_HasMSA, // FSUEQ_W |
| 12596 | CEFBS_HasStdEnc_HasMSA, // FSULE_D |
| 12597 | CEFBS_HasStdEnc_HasMSA, // FSULE_W |
| 12598 | CEFBS_HasStdEnc_HasMSA, // FSULT_D |
| 12599 | CEFBS_HasStdEnc_HasMSA, // FSULT_W |
| 12600 | CEFBS_HasStdEnc_HasMSA, // FSUNE_D |
| 12601 | CEFBS_HasStdEnc_HasMSA, // FSUNE_W |
| 12602 | CEFBS_HasStdEnc_HasMSA, // FSUN_D |
| 12603 | CEFBS_HasStdEnc_HasMSA, // FSUN_W |
| 12604 | CEFBS_HasStdEnc_HasMSA, // FTINT_S_D |
| 12605 | CEFBS_HasStdEnc_HasMSA, // FTINT_S_W |
| 12606 | CEFBS_HasStdEnc_HasMSA, // FTINT_U_D |
| 12607 | CEFBS_HasStdEnc_HasMSA, // FTINT_U_W |
| 12608 | CEFBS_HasStdEnc_HasMSA, // FTQ_H |
| 12609 | CEFBS_HasStdEnc_HasMSA, // FTQ_W |
| 12610 | CEFBS_HasStdEnc_HasMSA, // FTRUNC_S_D |
| 12611 | CEFBS_HasStdEnc_HasMSA, // FTRUNC_S_W |
| 12612 | CEFBS_HasStdEnc_HasMSA, // FTRUNC_U_D |
| 12613 | CEFBS_HasStdEnc_HasMSA, // FTRUNC_U_W |
| 12614 | CEFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips, // GINVI |
| 12615 | CEFBS_InMicroMips_HasMips32r6_HasGINV, // GINVI_MMR6 |
| 12616 | CEFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips, // GINVT |
| 12617 | CEFBS_InMicroMips_HasMips32r6_HasGINV, // GINVT_MMR6 |
| 12618 | CEFBS_HasStdEnc_HasMSA, // HADD_S_D |
| 12619 | CEFBS_HasStdEnc_HasMSA, // HADD_S_H |
| 12620 | CEFBS_HasStdEnc_HasMSA, // HADD_S_W |
| 12621 | CEFBS_HasStdEnc_HasMSA, // HADD_U_D |
| 12622 | CEFBS_HasStdEnc_HasMSA, // HADD_U_H |
| 12623 | CEFBS_HasStdEnc_HasMSA, // HADD_U_W |
| 12624 | CEFBS_HasStdEnc_HasMSA, // HSUB_S_D |
| 12625 | CEFBS_HasStdEnc_HasMSA, // HSUB_S_H |
| 12626 | CEFBS_HasStdEnc_HasMSA, // HSUB_S_W |
| 12627 | CEFBS_HasStdEnc_HasMSA, // HSUB_U_D |
| 12628 | CEFBS_HasStdEnc_HasMSA, // HSUB_U_H |
| 12629 | CEFBS_HasStdEnc_HasMSA, // HSUB_U_W |
| 12630 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // HYPCALL |
| 12631 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // HYPCALL_MM |
| 12632 | CEFBS_HasStdEnc_HasMSA, // ILVEV_B |
| 12633 | CEFBS_HasStdEnc_HasMSA, // ILVEV_D |
| 12634 | CEFBS_HasStdEnc_HasMSA, // ILVEV_H |
| 12635 | CEFBS_HasStdEnc_HasMSA, // ILVEV_W |
| 12636 | CEFBS_HasStdEnc_HasMSA, // ILVL_B |
| 12637 | CEFBS_HasStdEnc_HasMSA, // ILVL_D |
| 12638 | CEFBS_HasStdEnc_HasMSA, // ILVL_H |
| 12639 | CEFBS_HasStdEnc_HasMSA, // ILVL_W |
| 12640 | CEFBS_HasStdEnc_HasMSA, // ILVOD_B |
| 12641 | CEFBS_HasStdEnc_HasMSA, // ILVOD_D |
| 12642 | CEFBS_HasStdEnc_HasMSA, // ILVOD_H |
| 12643 | CEFBS_HasStdEnc_HasMSA, // ILVOD_W |
| 12644 | CEFBS_HasStdEnc_HasMSA, // ILVR_B |
| 12645 | CEFBS_HasStdEnc_HasMSA, // ILVR_D |
| 12646 | CEFBS_HasStdEnc_HasMSA, // ILVR_H |
| 12647 | CEFBS_HasStdEnc_HasMSA, // ILVR_W |
| 12648 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // INS |
| 12649 | CEFBS_HasStdEnc_HasMSA, // INSERT_B |
| 12650 | CEFBS_HasStdEnc_HasMSA_HasMips64, // INSERT_D |
| 12651 | CEFBS_HasStdEnc_HasMSA, // INSERT_H |
| 12652 | CEFBS_HasStdEnc_HasMSA, // INSERT_W |
| 12653 | CEFBS_HasDSP, // INSV |
| 12654 | CEFBS_HasStdEnc_HasMSA, // INSVE_B |
| 12655 | CEFBS_HasStdEnc_HasMSA, // INSVE_D |
| 12656 | CEFBS_HasStdEnc_HasMSA, // INSVE_H |
| 12657 | CEFBS_HasStdEnc_HasMSA, // INSVE_W |
| 12658 | CEFBS_InMicroMips_HasDSP, // INSV_MM |
| 12659 | CEFBS_InMicroMips_NotMips32r6, // INS_MM |
| 12660 | CEFBS_InMicroMips_HasMips32r6, // INS_MMR6 |
| 12661 | CEFBS_HasStdEnc_NotInMicroMips, // J |
| 12662 | CEFBS_HasStdEnc_NotInMicroMips, // JAL |
| 12663 | CEFBS_HasStdEnc_NotInMicroMips_NoIndirectJumpGuards, // JALR |
| 12664 | CEFBS_InMicroMips_NotMips32r6, // JALR16_MM |
| 12665 | CEFBS_NotInMips16Mode_IsPTR64bit, // JALR64 |
| 12666 | CEFBS_InMicroMips_HasMips32r6, // JALRC16_MMR6 |
| 12667 | CEFBS_InMicroMips_HasMips32r6, // JALRC_HB_MMR6 |
| 12668 | CEFBS_InMicroMips_HasMips32r6, // JALRC_MMR6 |
| 12669 | CEFBS_InMicroMips_NotMips32r6, // JALRS16_MM |
| 12670 | CEFBS_InMicroMips_NotMips32r6, // JALRS_MM |
| 12671 | CEFBS_HasStdEnc_HasMips32, // JALR_HB |
| 12672 | CEFBS_HasStdEnc_HasMips64r2_NotInMicroMips, // JALR_HB64 |
| 12673 | CEFBS_InMicroMips_NotMips32r6, // JALR_MM |
| 12674 | CEFBS_InMicroMips_NotMips32r6, // JALS_MM |
| 12675 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // JALX |
| 12676 | CEFBS_InMicroMips_NotMips32r6, // JALX_MM |
| 12677 | CEFBS_InMicroMips_NotMips32r6, // JAL_MM |
| 12678 | CEFBS_HasStdEnc_HasMips32r6, // JIALC |
| 12679 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // JIALC64 |
| 12680 | CEFBS_InMicroMips_HasMips32r6, // JIALC_MMR6 |
| 12681 | CEFBS_HasStdEnc_HasMips32r6, // JIC |
| 12682 | CEFBS_HasStdEnc_IsGP64bit_HasMips64r6, // JIC64 |
| 12683 | CEFBS_InMicroMips_HasMips32r6, // JIC_MMR6 |
| 12684 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // JR |
| 12685 | CEFBS_InMicroMips_NotMips32r6, // JR16_MM |
| 12686 | CEFBS_NotInMips16Mode_IsPTR64bit_NotInMicroMips, // JR64 |
| 12687 | CEFBS_InMicroMips_NotMips32r6, // JRADDIUSP |
| 12688 | CEFBS_InMicroMips_NotMips32r6, // JRC16_MM |
| 12689 | CEFBS_InMicroMips_HasMips32r6, // JRC16_MMR6 |
| 12690 | CEFBS_InMicroMips_HasMips32r6, // JRCADDIUSP_MMR6 |
| 12691 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6, // JR_HB |
| 12692 | CEFBS_HasStdEnc_HasMips64_NotMips64r6_NotInMicroMips, // JR_HB64 |
| 12693 | CEFBS_HasStdEnc_HasMips32r6, // JR_HB64_R6 |
| 12694 | CEFBS_HasStdEnc_HasMips32r6, // JR_HB_R6 |
| 12695 | CEFBS_InMicroMips_NotMips32r6, // JR_MM |
| 12696 | CEFBS_InMicroMips_NotMips32r6, // J_MM |
| 12697 | CEFBS_InMips16Mode, // Jal16 |
| 12698 | CEFBS_InMips16Mode, // JalB16 |
| 12699 | CEFBS_InMips16Mode, // JrRa16 |
| 12700 | CEFBS_InMips16Mode, // JrcRa16 |
| 12701 | CEFBS_InMips16Mode, // JrcRx16 |
| 12702 | CEFBS_InMips16Mode, // JumpLinkReg16 |
| 12703 | CEFBS_HasStdEnc_NotInMicroMips, // LB |
| 12704 | CEFBS_NotInMips16Mode_IsGP64bit, // LB64 |
| 12705 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // LBE |
| 12706 | CEFBS_InMicroMips_HasEVA, // LBE_MM |
| 12707 | CEFBS_InMicroMips, // LBU16_MM |
| 12708 | CEFBS_HasDSP, // LBUX |
| 12709 | CEFBS_InMicroMips_HasDSP, // LBUX_MM |
| 12710 | CEFBS_InMicroMips_HasMips32r6, // LBU_MMR6 |
| 12711 | CEFBS_InMicroMips, // LB_MM |
| 12712 | CEFBS_InMicroMips_HasMips32r6, // LB_MMR6 |
| 12713 | CEFBS_HasStdEnc_NotInMicroMips, // LBu |
| 12714 | CEFBS_NotInMips16Mode_IsGP64bit, // LBu64 |
| 12715 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // LBuE |
| 12716 | CEFBS_InMicroMips_HasEVA, // LBuE_MM |
| 12717 | CEFBS_InMicroMips, // LBu_MM |
| 12718 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // LD |
| 12719 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // LDC1 |
| 12720 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // LDC164 |
| 12721 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_HasMips32r6_IsNotSoftFloat, // LDC1_D64_MMR6 |
| 12722 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // LDC1_MM_D32 |
| 12723 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // LDC1_MM_D64 |
| 12724 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // LDC2 |
| 12725 | CEFBS_InMicroMips_HasMips32r6, // LDC2_MMR6 |
| 12726 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // LDC2_R6 |
| 12727 | CEFBS_HasStdEnc_HasMips2_NotR5900_NotCnMips_NotInMicroMips, // LDC3 |
| 12728 | CEFBS_HasStdEnc_HasMSA, // LDI_B |
| 12729 | CEFBS_HasStdEnc_HasMSA, // LDI_D |
| 12730 | CEFBS_HasStdEnc_HasMSA, // LDI_H |
| 12731 | CEFBS_HasStdEnc_HasMSA, // LDI_W |
| 12732 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // LDL |
| 12733 | CEFBS_HasStdEnc_HasMips64r6, // LDPC |
| 12734 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // LDR |
| 12735 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // LDXC1 |
| 12736 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, // LDXC164 |
| 12737 | CEFBS_HasStdEnc_HasMSA, // LD_B |
| 12738 | CEFBS_HasStdEnc_HasMSA, // LD_D |
| 12739 | CEFBS_HasStdEnc_HasMSA, // LD_H |
| 12740 | CEFBS_HasStdEnc_HasMSA, // LD_W |
| 12741 | CEFBS_HasStdEnc_NotInMicroMips, // LEA_ADDiu |
| 12742 | CEFBS_NotInMips16Mode_IsGP64bit_NotInMicroMips, // LEA_ADDiu64 |
| 12743 | CEFBS_InMicroMips, // LEA_ADDiu_MM |
| 12744 | CEFBS_HasStdEnc_NotInMicroMips, // LH |
| 12745 | CEFBS_NotInMips16Mode_IsGP64bit, // LH64 |
| 12746 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // LHE |
| 12747 | CEFBS_InMicroMips_HasEVA, // LHE_MM |
| 12748 | CEFBS_InMicroMips, // LHU16_MM |
| 12749 | CEFBS_HasDSP, // LHX |
| 12750 | CEFBS_InMicroMips_HasDSP, // LHX_MM |
| 12751 | CEFBS_InMicroMips, // LH_MM |
| 12752 | CEFBS_HasStdEnc_NotInMicroMips, // LHu |
| 12753 | CEFBS_NotInMips16Mode_IsGP64bit, // LHu64 |
| 12754 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // LHuE |
| 12755 | CEFBS_InMicroMips_HasEVA, // LHuE_MM |
| 12756 | CEFBS_InMicroMips, // LHu_MM |
| 12757 | CEFBS_InMicroMips_NotMips32r6, // LI16_MM |
| 12758 | CEFBS_InMicroMips_HasMips32r6, // LI16_MMR6 |
| 12759 | CEFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // LL |
| 12760 | CEFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // LL64 |
| 12761 | CEFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips, // LL64_R6 |
| 12762 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // LLD |
| 12763 | CEFBS_HasStdEnc_HasMips64r6_NotInMicroMips, // LLD_R6 |
| 12764 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // LLE |
| 12765 | CEFBS_InMicroMips_HasEVA, // LLE_MM |
| 12766 | CEFBS_InMicroMips_NotMips32r6, // LL_MM |
| 12767 | CEFBS_InMicroMips_HasMips32r6, // LL_MMR6 |
| 12768 | CEFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips, // LL_R6 |
| 12769 | CEFBS_HasStdEnc_HasMSA, // LSA |
| 12770 | CEFBS_InMicroMips_HasMips32r6, // LSA_MMR6 |
| 12771 | CEFBS_HasStdEnc_HasMips32r6, // LSA_R6 |
| 12772 | CEFBS_InMicroMips_HasMips32r6, // LUI_MMR6 |
| 12773 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // LUXC1 |
| 12774 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // LUXC164 |
| 12775 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // LUXC1_MM |
| 12776 | CEFBS_HasStdEnc_NotInMicroMips, // LUi |
| 12777 | CEFBS_NotInMips16Mode_IsGP64bit, // LUi64 |
| 12778 | CEFBS_InMicroMips_NotMips32r6, // LUi_MM |
| 12779 | CEFBS_HasStdEnc_NotInMicroMips, // LW |
| 12780 | CEFBS_InMicroMips, // LW16_MM |
| 12781 | CEFBS_NotInMips16Mode_IsGP64bit, // LW64 |
| 12782 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // LWC1 |
| 12783 | CEFBS_InMicroMips_IsNotSoftFloat, // LWC1_MM |
| 12784 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // LWC2 |
| 12785 | CEFBS_InMicroMips_HasMips32r6, // LWC2_MMR6 |
| 12786 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // LWC2_R6 |
| 12787 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_NotCnMips_NotInMicroMips, // LWC3 |
| 12788 | CEFBS_NotInMips16Mode_HasDSP, // LWDSP |
| 12789 | CEFBS_InMicroMips_HasDSP, // LWDSP_MM |
| 12790 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // LWE |
| 12791 | CEFBS_InMicroMips_HasEVA, // LWE_MM |
| 12792 | CEFBS_InMicroMips, // LWGP_MM |
| 12793 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // LWL |
| 12794 | CEFBS_NotInMips16Mode_IsGP64bit, // LWL64 |
| 12795 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, // LWLE |
| 12796 | CEFBS_InMicroMips_NotMips32r6_HasEVA, // LWLE_MM |
| 12797 | CEFBS_InMicroMips_NotMips32r6, // LWL_MM |
| 12798 | CEFBS_InMicroMips_NotMips32r6, // LWM16_MM |
| 12799 | CEFBS_InMicroMips_HasMips32r6, // LWM16_MMR6 |
| 12800 | CEFBS_InMicroMips, // LWM32_MM |
| 12801 | CEFBS_HasStdEnc_HasMips32r6, // LWPC |
| 12802 | CEFBS_InMicroMips_HasMips32r6, // LWPC_MMR6 |
| 12803 | CEFBS_InMicroMips, // LWP_MM |
| 12804 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // LWR |
| 12805 | CEFBS_NotInMips16Mode_IsGP64bit, // LWR64 |
| 12806 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, // LWRE |
| 12807 | CEFBS_InMicroMips_NotMips32r6_HasEVA, // LWRE_MM |
| 12808 | CEFBS_InMicroMips_NotMips32r6, // LWR_MM |
| 12809 | CEFBS_InMicroMips, // LWSP_MM |
| 12810 | CEFBS_HasStdEnc_HasMips64r6, // LWUPC |
| 12811 | CEFBS_InMicroMips_NotMips32r6, // LWU_MM |
| 12812 | CEFBS_HasDSP, // LWX |
| 12813 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, // LWXC1 |
| 12814 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // LWXC1_MM |
| 12815 | CEFBS_InMicroMips, // LWXS_MM |
| 12816 | CEFBS_InMicroMips_HasDSP, // LWX_MM |
| 12817 | CEFBS_InMicroMips, // LW_MM |
| 12818 | CEFBS_InMicroMips_HasMips32r6, // LW_MMR6 |
| 12819 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // LWu |
| 12820 | CEFBS_InMips16Mode, // LbRxRyOffMemX16 |
| 12821 | CEFBS_InMips16Mode, // LbuRxRyOffMemX16 |
| 12822 | CEFBS_InMips16Mode, // LhRxRyOffMemX16 |
| 12823 | CEFBS_InMips16Mode, // LhuRxRyOffMemX16 |
| 12824 | CEFBS_InMips16Mode, // LiRxImm16 |
| 12825 | CEFBS_InMips16Mode, // LiRxImmAlignX16 |
| 12826 | CEFBS_InMips16Mode, // LiRxImmX16 |
| 12827 | CEFBS_InMips16Mode, // LwRxPcTcp16 |
| 12828 | CEFBS_InMips16Mode, // LwRxPcTcpX16 |
| 12829 | CEFBS_InMips16Mode, // LwRxRyOffMemX16 |
| 12830 | CEFBS_InMips16Mode, // LwRxSpImmX16 |
| 12831 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // MADD |
| 12832 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MADDF_D |
| 12833 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MADDF_D_MMR6 |
| 12834 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MADDF_S |
| 12835 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MADDF_S_MMR6 |
| 12836 | CEFBS_HasStdEnc_HasMSA, // MADDR_Q_H |
| 12837 | CEFBS_HasStdEnc_HasMSA, // MADDR_Q_W |
| 12838 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // MADDU |
| 12839 | CEFBS_HasDSP, // MADDU_DSP |
| 12840 | CEFBS_InMicroMips_HasDSP, // MADDU_DSP_MM |
| 12841 | CEFBS_InMicroMips_NotMips32r6, // MADDU_MM |
| 12842 | CEFBS_HasStdEnc_HasMSA, // MADDV_B |
| 12843 | CEFBS_HasStdEnc_HasMSA, // MADDV_D |
| 12844 | CEFBS_HasStdEnc_HasMSA, // MADDV_H |
| 12845 | CEFBS_HasStdEnc_HasMSA, // MADDV_W |
| 12846 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, // MADD_D32 |
| 12847 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat_HasMadd4, // MADD_D32_MM |
| 12848 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, // MADD_D64 |
| 12849 | CEFBS_HasDSP, // MADD_DSP |
| 12850 | CEFBS_InMicroMips_HasDSP, // MADD_DSP_MM |
| 12851 | CEFBS_InMicroMips_NotMips32r6, // MADD_MM |
| 12852 | CEFBS_HasStdEnc_HasMSA, // MADD_Q_H |
| 12853 | CEFBS_HasStdEnc_HasMSA, // MADD_Q_W |
| 12854 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, // MADD_S |
| 12855 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, // MADD_S_MM |
| 12856 | CEFBS_HasDSP, // MAQ_SA_W_PHL |
| 12857 | CEFBS_InMicroMips_HasDSP, // MAQ_SA_W_PHL_MM |
| 12858 | CEFBS_HasDSP, // MAQ_SA_W_PHR |
| 12859 | CEFBS_InMicroMips_HasDSP, // MAQ_SA_W_PHR_MM |
| 12860 | CEFBS_HasDSP, // MAQ_S_W_PHL |
| 12861 | CEFBS_InMicroMips_HasDSP, // MAQ_S_W_PHL_MM |
| 12862 | CEFBS_HasDSP, // MAQ_S_W_PHR |
| 12863 | CEFBS_InMicroMips_HasDSP, // MAQ_S_W_PHR_MM |
| 12864 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MAXA_D |
| 12865 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MAXA_D_MMR6 |
| 12866 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MAXA_S |
| 12867 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MAXA_S_MMR6 |
| 12868 | CEFBS_HasStdEnc_HasMSA, // MAXI_S_B |
| 12869 | CEFBS_HasStdEnc_HasMSA, // MAXI_S_D |
| 12870 | CEFBS_HasStdEnc_HasMSA, // MAXI_S_H |
| 12871 | CEFBS_HasStdEnc_HasMSA, // MAXI_S_W |
| 12872 | CEFBS_HasStdEnc_HasMSA, // MAXI_U_B |
| 12873 | CEFBS_HasStdEnc_HasMSA, // MAXI_U_D |
| 12874 | CEFBS_HasStdEnc_HasMSA, // MAXI_U_H |
| 12875 | CEFBS_HasStdEnc_HasMSA, // MAXI_U_W |
| 12876 | CEFBS_HasStdEnc_HasMSA, // MAX_A_B |
| 12877 | CEFBS_HasStdEnc_HasMSA, // MAX_A_D |
| 12878 | CEFBS_HasStdEnc_HasMSA, // MAX_A_H |
| 12879 | CEFBS_HasStdEnc_HasMSA, // MAX_A_W |
| 12880 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MAX_D |
| 12881 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MAX_D_MMR6 |
| 12882 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MAX_S |
| 12883 | CEFBS_HasStdEnc_HasMSA, // MAX_S_B |
| 12884 | CEFBS_HasStdEnc_HasMSA, // MAX_S_D |
| 12885 | CEFBS_HasStdEnc_HasMSA, // MAX_S_H |
| 12886 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MAX_S_MMR6 |
| 12887 | CEFBS_HasStdEnc_HasMSA, // MAX_S_W |
| 12888 | CEFBS_HasStdEnc_HasMSA, // MAX_U_B |
| 12889 | CEFBS_HasStdEnc_HasMSA, // MAX_U_D |
| 12890 | CEFBS_HasStdEnc_HasMSA, // MAX_U_H |
| 12891 | CEFBS_HasStdEnc_HasMSA, // MAX_U_W |
| 12892 | CEFBS_HasStdEnc_NotInMicroMips, // MFC0 |
| 12893 | CEFBS_InMicroMips_HasMips32r6, // MFC0_MMR6 |
| 12894 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // MFC1 |
| 12895 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // MFC1_D64 |
| 12896 | CEFBS_InMicroMips_IsNotSoftFloat, // MFC1_MM |
| 12897 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MFC1_MMR6 |
| 12898 | CEFBS_HasStdEnc_NotInMicroMips, // MFC2 |
| 12899 | CEFBS_InMicroMips_HasMips32r6, // MFC2_MMR6 |
| 12900 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // MFGC0 |
| 12901 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // MFGC0_MM |
| 12902 | CEFBS_InMicroMips_HasMips32r6, // MFHC0_MMR6 |
| 12903 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips32r2_IsNotSoftFloat_NotInMicroMips, // MFHC1_D32 |
| 12904 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // MFHC1_D32_MM |
| 12905 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_IsNotSoftFloat_NotInMicroMips, // MFHC1_D64 |
| 12906 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // MFHC1_D64_MM |
| 12907 | CEFBS_InMicroMips_HasMips32r6, // MFHC2_MMR6 |
| 12908 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // MFHGC0 |
| 12909 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // MFHGC0_MM |
| 12910 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // MFHI |
| 12911 | CEFBS_InMicroMips_NotMips32r6, // MFHI16_MM |
| 12912 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // MFHI64 |
| 12913 | CEFBS_HasDSP, // MFHI_DSP |
| 12914 | CEFBS_InMicroMips_HasDSP, // MFHI_DSP_MM |
| 12915 | CEFBS_InMicroMips_NotMips32r6, // MFHI_MM |
| 12916 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // MFLO |
| 12917 | CEFBS_InMicroMips_NotMips32r6, // MFLO16_MM |
| 12918 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // MFLO64 |
| 12919 | CEFBS_HasDSP, // MFLO_DSP |
| 12920 | CEFBS_InMicroMips_HasDSP, // MFLO_DSP_MM |
| 12921 | CEFBS_InMicroMips_NotMips32r6, // MFLO_MM |
| 12922 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // MFTR |
| 12923 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MINA_D |
| 12924 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MINA_D_MMR6 |
| 12925 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MINA_S |
| 12926 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MINA_S_MMR6 |
| 12927 | CEFBS_HasStdEnc_HasMSA, // MINI_S_B |
| 12928 | CEFBS_HasStdEnc_HasMSA, // MINI_S_D |
| 12929 | CEFBS_HasStdEnc_HasMSA, // MINI_S_H |
| 12930 | CEFBS_HasStdEnc_HasMSA, // MINI_S_W |
| 12931 | CEFBS_HasStdEnc_HasMSA, // MINI_U_B |
| 12932 | CEFBS_HasStdEnc_HasMSA, // MINI_U_D |
| 12933 | CEFBS_HasStdEnc_HasMSA, // MINI_U_H |
| 12934 | CEFBS_HasStdEnc_HasMSA, // MINI_U_W |
| 12935 | CEFBS_HasStdEnc_HasMSA, // MIN_A_B |
| 12936 | CEFBS_HasStdEnc_HasMSA, // MIN_A_D |
| 12937 | CEFBS_HasStdEnc_HasMSA, // MIN_A_H |
| 12938 | CEFBS_HasStdEnc_HasMSA, // MIN_A_W |
| 12939 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MIN_D |
| 12940 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MIN_D_MMR6 |
| 12941 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MIN_S |
| 12942 | CEFBS_HasStdEnc_HasMSA, // MIN_S_B |
| 12943 | CEFBS_HasStdEnc_HasMSA, // MIN_S_D |
| 12944 | CEFBS_HasStdEnc_HasMSA, // MIN_S_H |
| 12945 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MIN_S_MMR6 |
| 12946 | CEFBS_HasStdEnc_HasMSA, // MIN_S_W |
| 12947 | CEFBS_HasStdEnc_HasMSA, // MIN_U_B |
| 12948 | CEFBS_HasStdEnc_HasMSA, // MIN_U_D |
| 12949 | CEFBS_HasStdEnc_HasMSA, // MIN_U_H |
| 12950 | CEFBS_HasStdEnc_HasMSA, // MIN_U_W |
| 12951 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // MOD |
| 12952 | CEFBS_HasDSP, // MODSUB |
| 12953 | CEFBS_InMicroMips_HasDSP, // MODSUB_MM |
| 12954 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // MODU |
| 12955 | CEFBS_InMicroMips_HasMips32r6, // MODU_MMR6 |
| 12956 | CEFBS_InMicroMips_HasMips32r6, // MOD_MMR6 |
| 12957 | CEFBS_HasStdEnc_HasMSA, // MOD_S_B |
| 12958 | CEFBS_HasStdEnc_HasMSA, // MOD_S_D |
| 12959 | CEFBS_HasStdEnc_HasMSA, // MOD_S_H |
| 12960 | CEFBS_HasStdEnc_HasMSA, // MOD_S_W |
| 12961 | CEFBS_HasStdEnc_HasMSA, // MOD_U_B |
| 12962 | CEFBS_HasStdEnc_HasMSA, // MOD_U_D |
| 12963 | CEFBS_HasStdEnc_HasMSA, // MOD_U_H |
| 12964 | CEFBS_HasStdEnc_HasMSA, // MOD_U_W |
| 12965 | CEFBS_InMicroMips_NotMips32r6, // MOVE16_MM |
| 12966 | CEFBS_InMicroMips_HasMips32r6, // MOVE16_MMR6 |
| 12967 | CEFBS_InMicroMips_NotMips32r6, // MOVEP_MM |
| 12968 | CEFBS_InMicroMips_HasMips32r6, // MOVEP_MMR6 |
| 12969 | CEFBS_HasStdEnc_HasMSA, // MOVE_V |
| 12970 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVF_D32 |
| 12971 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // MOVF_D32_MM |
| 12972 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVF_D64 |
| 12973 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVF_I |
| 12974 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVF_I64 |
| 12975 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // MOVF_I_MM |
| 12976 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVF_S |
| 12977 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // MOVF_S_MM |
| 12978 | CEFBS_HasStdEnc_IsGP64bit_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVN_I64_D64 |
| 12979 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVN_I64_I |
| 12980 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVN_I64_I64 |
| 12981 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVN_I64_S |
| 12982 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVN_I_D32 |
| 12983 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // MOVN_I_D32_MM |
| 12984 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVN_I_D64 |
| 12985 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVN_I_I |
| 12986 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVN_I_I64 |
| 12987 | CEFBS_InMicroMips_NotMips32r6, // MOVN_I_MM |
| 12988 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVN_I_S |
| 12989 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // MOVN_I_S_MM |
| 12990 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVT_D32 |
| 12991 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // MOVT_D32_MM |
| 12992 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVT_D64 |
| 12993 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVT_I |
| 12994 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVT_I64 |
| 12995 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // MOVT_I_MM |
| 12996 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVT_S |
| 12997 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // MOVT_S_MM |
| 12998 | CEFBS_HasStdEnc_IsGP64bit_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVZ_I64_D64 |
| 12999 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVZ_I64_I |
| 13000 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVZ_I64_I64 |
| 13001 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVZ_I64_S |
| 13002 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVZ_I_D32 |
| 13003 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // MOVZ_I_D32_MM |
| 13004 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVZ_I_D64 |
| 13005 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVZ_I_I |
| 13006 | CEFBS_HasStdEnc_IsGP64bit_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, // MOVZ_I_I64 |
| 13007 | CEFBS_InMicroMips_NotMips32r6, // MOVZ_I_MM |
| 13008 | CEFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // MOVZ_I_S |
| 13009 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // MOVZ_I_S_MM |
| 13010 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // MSUB |
| 13011 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MSUBF_D |
| 13012 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MSUBF_D_MMR6 |
| 13013 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // MSUBF_S |
| 13014 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MSUBF_S_MMR6 |
| 13015 | CEFBS_HasStdEnc_HasMSA, // MSUBR_Q_H |
| 13016 | CEFBS_HasStdEnc_HasMSA, // MSUBR_Q_W |
| 13017 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // MSUBU |
| 13018 | CEFBS_HasDSP, // MSUBU_DSP |
| 13019 | CEFBS_InMicroMips_HasDSP, // MSUBU_DSP_MM |
| 13020 | CEFBS_InMicroMips_NotMips32r6, // MSUBU_MM |
| 13021 | CEFBS_HasStdEnc_HasMSA, // MSUBV_B |
| 13022 | CEFBS_HasStdEnc_HasMSA, // MSUBV_D |
| 13023 | CEFBS_HasStdEnc_HasMSA, // MSUBV_H |
| 13024 | CEFBS_HasStdEnc_HasMSA, // MSUBV_W |
| 13025 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, // MSUB_D32 |
| 13026 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat_HasMadd4, // MSUB_D32_MM |
| 13027 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, // MSUB_D64 |
| 13028 | CEFBS_HasDSP, // MSUB_DSP |
| 13029 | CEFBS_InMicroMips_HasDSP, // MSUB_DSP_MM |
| 13030 | CEFBS_InMicroMips_NotMips32r6, // MSUB_MM |
| 13031 | CEFBS_HasStdEnc_HasMSA, // MSUB_Q_H |
| 13032 | CEFBS_HasStdEnc_HasMSA, // MSUB_Q_W |
| 13033 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, // MSUB_S |
| 13034 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, // MSUB_S_MM |
| 13035 | CEFBS_HasStdEnc_NotInMicroMips, // MTC0 |
| 13036 | CEFBS_InMicroMips_HasMips32r6, // MTC0_MMR6 |
| 13037 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // MTC1 |
| 13038 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat_NotInMicroMips, // MTC1_D64 |
| 13039 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // MTC1_D64_MM |
| 13040 | CEFBS_InMicroMips_IsNotSoftFloat, // MTC1_MM |
| 13041 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // MTC1_MMR6 |
| 13042 | CEFBS_HasStdEnc_NotInMicroMips, // MTC2 |
| 13043 | CEFBS_InMicroMips_HasMips32r6, // MTC2_MMR6 |
| 13044 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // MTGC0 |
| 13045 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // MTGC0_MM |
| 13046 | CEFBS_InMicroMips_HasMips32r6, // MTHC0_MMR6 |
| 13047 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips32r2_IsNotSoftFloat_NotInMicroMips, // MTHC1_D32 |
| 13048 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // MTHC1_D32_MM |
| 13049 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_IsNotSoftFloat_NotInMicroMips, // MTHC1_D64 |
| 13050 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // MTHC1_D64_MM |
| 13051 | CEFBS_InMicroMips_HasMips32r6, // MTHC2_MMR6 |
| 13052 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // MTHGC0 |
| 13053 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // MTHGC0_MM |
| 13054 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // MTHI |
| 13055 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // MTHI64 |
| 13056 | CEFBS_HasDSP, // MTHI_DSP |
| 13057 | CEFBS_InMicroMips_HasDSP, // MTHI_DSP_MM |
| 13058 | CEFBS_InMicroMips_NotMips32r6, // MTHI_MM |
| 13059 | CEFBS_HasDSP, // MTHLIP |
| 13060 | CEFBS_InMicroMips_HasDSP, // MTHLIP_MM |
| 13061 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // MTLO |
| 13062 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // MTLO64 |
| 13063 | CEFBS_HasDSP, // MTLO_DSP |
| 13064 | CEFBS_InMicroMips_HasDSP, // MTLO_DSP_MM |
| 13065 | CEFBS_InMicroMips_NotMips32r6, // MTLO_MM |
| 13066 | CEFBS_HasCnMips, // MTM0 |
| 13067 | CEFBS_HasCnMips, // MTM1 |
| 13068 | CEFBS_HasCnMips, // MTM2 |
| 13069 | CEFBS_HasCnMips, // MTP0 |
| 13070 | CEFBS_HasCnMips, // MTP1 |
| 13071 | CEFBS_HasCnMips, // MTP2 |
| 13072 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // MTTR |
| 13073 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // MUH |
| 13074 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // MUHU |
| 13075 | CEFBS_InMicroMips_HasMips32r6, // MUHU_MMR6 |
| 13076 | CEFBS_InMicroMips_HasMips32r6, // MUH_MMR6 |
| 13077 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // MUL |
| 13078 | CEFBS_HasDSP, // MULEQ_S_W_PHL |
| 13079 | CEFBS_InMicroMips_HasDSP, // MULEQ_S_W_PHL_MM |
| 13080 | CEFBS_HasDSP, // MULEQ_S_W_PHR |
| 13081 | CEFBS_InMicroMips_HasDSP, // MULEQ_S_W_PHR_MM |
| 13082 | CEFBS_HasDSP, // MULEU_S_PH_QBL |
| 13083 | CEFBS_InMicroMips_HasDSP, // MULEU_S_PH_QBL_MM |
| 13084 | CEFBS_HasDSP, // MULEU_S_PH_QBR |
| 13085 | CEFBS_InMicroMips_HasDSP, // MULEU_S_PH_QBR_MM |
| 13086 | CEFBS_HasDSP, // MULQ_RS_PH |
| 13087 | CEFBS_InMicroMips_HasDSP, // MULQ_RS_PH_MM |
| 13088 | CEFBS_HasDSPR2, // MULQ_RS_W |
| 13089 | CEFBS_InMicroMips_HasDSPR2, // MULQ_RS_W_MMR2 |
| 13090 | CEFBS_HasDSPR2, // MULQ_S_PH |
| 13091 | CEFBS_InMicroMips_HasDSPR2, // MULQ_S_PH_MMR2 |
| 13092 | CEFBS_HasDSPR2, // MULQ_S_W |
| 13093 | CEFBS_InMicroMips_HasDSPR2, // MULQ_S_W_MMR2 |
| 13094 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, // MULR_PS64 |
| 13095 | CEFBS_HasStdEnc_HasMSA, // MULR_Q_H |
| 13096 | CEFBS_HasStdEnc_HasMSA, // MULR_Q_W |
| 13097 | CEFBS_HasDSP, // MULSAQ_S_W_PH |
| 13098 | CEFBS_InMicroMips_HasDSP, // MULSAQ_S_W_PH_MM |
| 13099 | CEFBS_HasDSPR2, // MULSA_W_PH |
| 13100 | CEFBS_InMicroMips_HasDSPR2, // MULSA_W_PH_MMR2 |
| 13101 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // MULT |
| 13102 | CEFBS_HasDSP, // MULTU_DSP |
| 13103 | CEFBS_InMicroMips_HasDSP, // MULTU_DSP_MM |
| 13104 | CEFBS_HasDSP, // MULT_DSP |
| 13105 | CEFBS_InMicroMips_HasDSP, // MULT_DSP_MM |
| 13106 | CEFBS_InMicroMips_NotMips32r6, // MULT_MM |
| 13107 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // MULTu |
| 13108 | CEFBS_InMicroMips_NotMips32r6, // MULTu_MM |
| 13109 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // MULU |
| 13110 | CEFBS_InMicroMips_HasMips32r6, // MULU_MMR6 |
| 13111 | CEFBS_HasStdEnc_HasMSA, // MULV_B |
| 13112 | CEFBS_HasStdEnc_HasMSA, // MULV_D |
| 13113 | CEFBS_HasStdEnc_HasMSA, // MULV_H |
| 13114 | CEFBS_HasStdEnc_HasMSA, // MULV_W |
| 13115 | CEFBS_InMicroMips_NotMips32r6, // MUL_MM |
| 13116 | CEFBS_InMicroMips_HasMips32r6, // MUL_MMR6 |
| 13117 | CEFBS_HasDSPR2, // MUL_PH |
| 13118 | CEFBS_InMicroMips_HasDSPR2, // MUL_PH_MMR2 |
| 13119 | CEFBS_HasStdEnc_HasMSA, // MUL_Q_H |
| 13120 | CEFBS_HasStdEnc_HasMSA, // MUL_Q_W |
| 13121 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // MUL_R6 |
| 13122 | CEFBS_HasDSPR2, // MUL_S_PH |
| 13123 | CEFBS_InMicroMips_HasDSPR2, // MUL_S_PH_MMR2 |
| 13124 | CEFBS_InMips16Mode, // Mfhi16 |
| 13125 | CEFBS_InMips16Mode, // Mflo16 |
| 13126 | CEFBS_InMips16Mode, // Move32R16 |
| 13127 | CEFBS_InMips16Mode, // MoveR3216 |
| 13128 | CEFBS_HasStdEnc_HasMips32r6, // NAL |
| 13129 | CEFBS_HasStdEnc_HasMSA, // NLOC_B |
| 13130 | CEFBS_HasStdEnc_HasMSA, // NLOC_D |
| 13131 | CEFBS_HasStdEnc_HasMSA, // NLOC_H |
| 13132 | CEFBS_HasStdEnc_HasMSA, // NLOC_W |
| 13133 | CEFBS_HasStdEnc_HasMSA, // NLZC_B |
| 13134 | CEFBS_HasStdEnc_HasMSA, // NLZC_D |
| 13135 | CEFBS_HasStdEnc_HasMSA, // NLZC_H |
| 13136 | CEFBS_HasStdEnc_HasMSA, // NLZC_W |
| 13137 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, // NMADD_D32 |
| 13138 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat_HasMadd4, // NMADD_D32_MM |
| 13139 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, // NMADD_D64 |
| 13140 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, // NMADD_S |
| 13141 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, // NMADD_S_MM |
| 13142 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, // NMSUB_D32 |
| 13143 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat_HasMadd4, // NMSUB_D32_MM |
| 13144 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, // NMSUB_D64 |
| 13145 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, // NMSUB_S |
| 13146 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, // NMSUB_S_MM |
| 13147 | CEFBS_HasStdEnc_NotInMicroMips, // NOR |
| 13148 | CEFBS_NotInMips16Mode_IsGP64bit, // NOR64 |
| 13149 | CEFBS_HasStdEnc_HasMSA, // NORI_B |
| 13150 | CEFBS_InMicroMips_NotMips32r6, // NOR_MM |
| 13151 | CEFBS_InMicroMips_HasMips32r6, // NOR_MMR6 |
| 13152 | CEFBS_HasStdEnc_HasMSA, // NOR_V |
| 13153 | CEFBS_InMicroMips_NotMips32r6, // NOT16_MM |
| 13154 | CEFBS_InMicroMips_HasMips32r6, // NOT16_MMR6 |
| 13155 | CEFBS_InMips16Mode, // NegRxRy16 |
| 13156 | CEFBS_InMips16Mode, // NotRxRy16 |
| 13157 | CEFBS_HasStdEnc_NotInMicroMips, // OR |
| 13158 | CEFBS_InMicroMips_NotMips32r6, // OR16_MM |
| 13159 | CEFBS_InMicroMips_HasMips32r6, // OR16_MMR6 |
| 13160 | CEFBS_NotInMips16Mode_IsGP64bit, // OR64 |
| 13161 | CEFBS_HasStdEnc_HasMSA, // ORI_B |
| 13162 | CEFBS_InMicroMips_HasMips32r6, // ORI_MMR6 |
| 13163 | CEFBS_InMicroMips_NotMips32r6, // OR_MM |
| 13164 | CEFBS_InMicroMips_HasMips32r6, // OR_MMR6 |
| 13165 | CEFBS_HasStdEnc_HasMSA, // OR_V |
| 13166 | CEFBS_HasStdEnc_NotInMicroMips, // ORi |
| 13167 | CEFBS_NotInMips16Mode_IsGP64bit, // ORi64 |
| 13168 | CEFBS_InMicroMips_NotMips32r6, // ORi_MM |
| 13169 | CEFBS_InMips16Mode, // OrRxRxRy16 |
| 13170 | CEFBS_HasDSP, // PACKRL_PH |
| 13171 | CEFBS_InMicroMips_HasDSP, // PACKRL_PH_MM |
| 13172 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // PAUSE |
| 13173 | CEFBS_InMicroMips, // PAUSE_MM |
| 13174 | CEFBS_InMicroMips_HasMips32r6, // PAUSE_MMR6 |
| 13175 | CEFBS_HasStdEnc_HasMSA, // PCKEV_B |
| 13176 | CEFBS_HasStdEnc_HasMSA, // PCKEV_D |
| 13177 | CEFBS_HasStdEnc_HasMSA, // PCKEV_H |
| 13178 | CEFBS_HasStdEnc_HasMSA, // PCKEV_W |
| 13179 | CEFBS_HasStdEnc_HasMSA, // PCKOD_B |
| 13180 | CEFBS_HasStdEnc_HasMSA, // PCKOD_D |
| 13181 | CEFBS_HasStdEnc_HasMSA, // PCKOD_H |
| 13182 | CEFBS_HasStdEnc_HasMSA, // PCKOD_W |
| 13183 | CEFBS_HasStdEnc_HasMSA, // PCNT_B |
| 13184 | CEFBS_HasStdEnc_HasMSA, // PCNT_D |
| 13185 | CEFBS_HasStdEnc_HasMSA, // PCNT_H |
| 13186 | CEFBS_HasStdEnc_HasMSA, // PCNT_W |
| 13187 | CEFBS_HasDSP, // PICK_PH |
| 13188 | CEFBS_InMicroMips_HasDSP, // PICK_PH_MM |
| 13189 | CEFBS_HasDSP, // PICK_QB |
| 13190 | CEFBS_InMicroMips_HasDSP, // PICK_QB_MM |
| 13191 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // PLL_PS64 |
| 13192 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // PLU_PS64 |
| 13193 | CEFBS_HasCnMips, // POP |
| 13194 | CEFBS_HasDSP, // PRECEQU_PH_QBL |
| 13195 | CEFBS_HasDSP, // PRECEQU_PH_QBLA |
| 13196 | CEFBS_InMicroMips_HasDSP, // PRECEQU_PH_QBLA_MM |
| 13197 | CEFBS_InMicroMips_HasDSP, // PRECEQU_PH_QBL_MM |
| 13198 | CEFBS_HasDSP, // PRECEQU_PH_QBR |
| 13199 | CEFBS_HasDSP, // PRECEQU_PH_QBRA |
| 13200 | CEFBS_InMicroMips_HasDSP, // PRECEQU_PH_QBRA_MM |
| 13201 | CEFBS_InMicroMips_HasDSP, // PRECEQU_PH_QBR_MM |
| 13202 | CEFBS_HasDSP, // PRECEQ_W_PHL |
| 13203 | CEFBS_InMicroMips_HasDSP, // PRECEQ_W_PHL_MM |
| 13204 | CEFBS_HasDSP, // PRECEQ_W_PHR |
| 13205 | CEFBS_InMicroMips_HasDSP, // PRECEQ_W_PHR_MM |
| 13206 | CEFBS_HasDSP, // PRECEU_PH_QBL |
| 13207 | CEFBS_HasDSP, // PRECEU_PH_QBLA |
| 13208 | CEFBS_InMicroMips_HasDSP, // PRECEU_PH_QBLA_MM |
| 13209 | CEFBS_InMicroMips_HasDSP, // PRECEU_PH_QBL_MM |
| 13210 | CEFBS_HasDSP, // PRECEU_PH_QBR |
| 13211 | CEFBS_HasDSP, // PRECEU_PH_QBRA |
| 13212 | CEFBS_InMicroMips_HasDSP, // PRECEU_PH_QBRA_MM |
| 13213 | CEFBS_InMicroMips_HasDSP, // PRECEU_PH_QBR_MM |
| 13214 | CEFBS_HasDSP, // PRECRQU_S_QB_PH |
| 13215 | CEFBS_InMicroMips_HasDSP, // PRECRQU_S_QB_PH_MM |
| 13216 | CEFBS_HasDSP, // PRECRQ_PH_W |
| 13217 | CEFBS_InMicroMips_HasDSP, // PRECRQ_PH_W_MM |
| 13218 | CEFBS_HasDSP, // PRECRQ_QB_PH |
| 13219 | CEFBS_InMicroMips_HasDSP, // PRECRQ_QB_PH_MM |
| 13220 | CEFBS_HasDSP, // PRECRQ_RS_PH_W |
| 13221 | CEFBS_InMicroMips_HasDSP, // PRECRQ_RS_PH_W_MM |
| 13222 | CEFBS_HasDSPR2, // PRECR_QB_PH |
| 13223 | CEFBS_InMicroMips_HasDSPR2, // PRECR_QB_PH_MMR2 |
| 13224 | CEFBS_HasDSPR2, // PRECR_SRA_PH_W |
| 13225 | CEFBS_InMicroMips_HasDSPR2, // PRECR_SRA_PH_W_MMR2 |
| 13226 | CEFBS_HasDSPR2, // PRECR_SRA_R_PH_W |
| 13227 | CEFBS_InMicroMips_HasDSPR2, // PRECR_SRA_R_PH_W_MMR2 |
| 13228 | CEFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips, // PREF |
| 13229 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // PREFE |
| 13230 | CEFBS_InMicroMips_HasEVA, // PREFE_MM |
| 13231 | CEFBS_InMicroMips_NotMips32r6, // PREFX_MM |
| 13232 | CEFBS_InMicroMips_NotMips32r6, // PREF_MM |
| 13233 | CEFBS_InMicroMips_HasMips32r6, // PREF_MMR6 |
| 13234 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // PREF_R6 |
| 13235 | CEFBS_HasDSPR2, // PREPEND |
| 13236 | CEFBS_InMicroMips_HasDSPR2, // PREPEND_MMR2 |
| 13237 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // PUL_PS64 |
| 13238 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // PUU_PS64 |
| 13239 | CEFBS_HasDSP, // RADDU_W_QB |
| 13240 | CEFBS_InMicroMips_HasDSP, // RADDU_W_QB_MM |
| 13241 | CEFBS_HasDSP, // RDDSP |
| 13242 | CEFBS_InMicroMips_HasDSP, // RDDSP_MM |
| 13243 | CEFBS_HasStdEnc_NotInMicroMips, // RDHWR |
| 13244 | CEFBS_NotInMips16Mode_IsGP64bit, // RDHWR64 |
| 13245 | CEFBS_InMicroMips_NotMips32r6, // RDHWR_MM |
| 13246 | CEFBS_InMicroMips_HasMips32r6, // RDHWR_MMR6 |
| 13247 | CEFBS_InMicroMips_HasMips32r6, // RDPGPR_MMR6 |
| 13248 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, // RECIP_D32 |
| 13249 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // RECIP_D32_MM |
| 13250 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, // RECIP_D64 |
| 13251 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // RECIP_D64_MM |
| 13252 | CEFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, // RECIP_S |
| 13253 | CEFBS_InMicroMips_IsNotSoftFloat, // RECIP_S_MM |
| 13254 | CEFBS_HasDSP, // REPLV_PH |
| 13255 | CEFBS_InMicroMips_HasDSP, // REPLV_PH_MM |
| 13256 | CEFBS_HasDSP, // REPLV_QB |
| 13257 | CEFBS_InMicroMips_HasDSP, // REPLV_QB_MM |
| 13258 | CEFBS_HasDSP, // REPL_PH |
| 13259 | CEFBS_InMicroMips_HasDSP, // REPL_PH_MM |
| 13260 | CEFBS_HasDSP, // REPL_QB |
| 13261 | CEFBS_InMicroMips_HasDSP, // REPL_QB_MM |
| 13262 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // RINT_D |
| 13263 | CEFBS_InMicroMips_HasMips32r6, // RINT_D_MMR6 |
| 13264 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // RINT_S |
| 13265 | CEFBS_InMicroMips_HasMips32r6, // RINT_S_MMR6 |
| 13266 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // ROTR |
| 13267 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // ROTRV |
| 13268 | CEFBS_InMicroMips, // ROTRV_MM |
| 13269 | CEFBS_InMicroMips, // ROTR_MM |
| 13270 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32_IsNotSoftFloat_NotInMicroMips, // ROUND_L_D64 |
| 13271 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // ROUND_L_D_MMR6 |
| 13272 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // ROUND_L_S |
| 13273 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // ROUND_L_S_MMR6 |
| 13274 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // ROUND_W_D32 |
| 13275 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // ROUND_W_D64 |
| 13276 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // ROUND_W_D_MMR6 |
| 13277 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // ROUND_W_MM |
| 13278 | CEFBS_HasStdEnc_HasMips2_NotR5900_IsNotSoftFloat_NotInMicroMips, // ROUND_W_S |
| 13279 | CEFBS_InMicroMips_IsNotSoftFloat, // ROUND_W_S_MM |
| 13280 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // ROUND_W_S_MMR6 |
| 13281 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, // RSQRT_D32 |
| 13282 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // RSQRT_D32_MM |
| 13283 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, // RSQRT_D64 |
| 13284 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // RSQRT_D64_MM |
| 13285 | CEFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, // RSQRT_S |
| 13286 | CEFBS_InMicroMips_IsNotSoftFloat, // RSQRT_S_MM |
| 13287 | CEFBS_InMips16Mode, // Restore16 |
| 13288 | CEFBS_InMips16Mode, // RestoreX16 |
| 13289 | CEFBS_HasCnMipsP, // SAA |
| 13290 | CEFBS_HasCnMipsP, // SAAD |
| 13291 | CEFBS_HasStdEnc_HasMSA, // SAT_S_B |
| 13292 | CEFBS_HasStdEnc_HasMSA, // SAT_S_D |
| 13293 | CEFBS_HasStdEnc_HasMSA, // SAT_S_H |
| 13294 | CEFBS_HasStdEnc_HasMSA, // SAT_S_W |
| 13295 | CEFBS_HasStdEnc_HasMSA, // SAT_U_B |
| 13296 | CEFBS_HasStdEnc_HasMSA, // SAT_U_D |
| 13297 | CEFBS_HasStdEnc_HasMSA, // SAT_U_H |
| 13298 | CEFBS_HasStdEnc_HasMSA, // SAT_U_W |
| 13299 | CEFBS_HasStdEnc_NotInMicroMips, // SB |
| 13300 | CEFBS_InMicroMips_NotMips32r6, // SB16_MM |
| 13301 | CEFBS_InMicroMips_HasMips32r6, // SB16_MMR6 |
| 13302 | CEFBS_NotInMips16Mode_IsGP64bit, // SB64 |
| 13303 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // SBE |
| 13304 | CEFBS_InMicroMips_HasEVA, // SBE_MM |
| 13305 | CEFBS_InMicroMips, // SB_MM |
| 13306 | CEFBS_InMicroMips_HasMips32r6, // SB_MMR6 |
| 13307 | CEFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // SC |
| 13308 | CEFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotR5900_NotInMicroMips, // SC64 |
| 13309 | CEFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips, // SC64_R6 |
| 13310 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotR5900, // SCD |
| 13311 | CEFBS_HasStdEnc_HasMips32r6, // SCD_R6 |
| 13312 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // SCE |
| 13313 | CEFBS_InMicroMips_HasEVA, // SCE_MM |
| 13314 | CEFBS_InMicroMips_NotMips32r6, // SC_MM |
| 13315 | CEFBS_InMicroMips_HasMips32r6, // SC_MMR6 |
| 13316 | CEFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips, // SC_R6 |
| 13317 | CEFBS_HasStdEnc_HasMips3_NotInMicroMips, // SD |
| 13318 | CEFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, // SDBBP |
| 13319 | CEFBS_InMicroMips_NotMips32r6, // SDBBP16_MM |
| 13320 | CEFBS_InMicroMips_HasMips32r6, // SDBBP16_MMR6 |
| 13321 | CEFBS_InMicroMips, // SDBBP_MM |
| 13322 | CEFBS_InMicroMips_HasMips32r6, // SDBBP_MMR6 |
| 13323 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // SDBBP_R6 |
| 13324 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // SDC1 |
| 13325 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // SDC164 |
| 13326 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_HasMips32r6_IsNotSoftFloat, // SDC1_D64_MMR6 |
| 13327 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // SDC1_MM_D32 |
| 13328 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_IsNotSoftFloat, // SDC1_MM_D64 |
| 13329 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // SDC2 |
| 13330 | CEFBS_InMicroMips_HasMips32r6, // SDC2_MMR6 |
| 13331 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // SDC2_R6 |
| 13332 | CEFBS_HasStdEnc_HasMips2_NotR5900_NotCnMips_NotInMicroMips, // SDC3 |
| 13333 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // SDIV |
| 13334 | CEFBS_InMicroMips_NotMips32r6, // SDIV_MM |
| 13335 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // SDL |
| 13336 | CEFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, // SDR |
| 13337 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // SDXC1 |
| 13338 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, // SDXC164 |
| 13339 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // SEB |
| 13340 | CEFBS_HasStdEnc_IsGP64bit_HasMips32r2, // SEB64 |
| 13341 | CEFBS_InMicroMips, // SEB_MM |
| 13342 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // SEH |
| 13343 | CEFBS_HasStdEnc_IsGP64bit_HasMips32r2, // SEH64 |
| 13344 | CEFBS_InMicroMips, // SEH_MM |
| 13345 | CEFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, // SELEQZ |
| 13346 | CEFBS_HasStdEnc_IsGP64bit_HasMips32r6, // SELEQZ64 |
| 13347 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // SELEQZ_D |
| 13348 | CEFBS_InMicroMips_HasMips32r6, // SELEQZ_D_MMR6 |
| 13349 | CEFBS_InMicroMips_HasMips32r6, // SELEQZ_MMR6 |
| 13350 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // SELEQZ_S |
| 13351 | CEFBS_InMicroMips_HasMips32r6, // SELEQZ_S_MMR6 |
| 13352 | CEFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, // SELNEZ |
| 13353 | CEFBS_HasStdEnc_IsGP64bit_HasMips32r6, // SELNEZ64 |
| 13354 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // SELNEZ_D |
| 13355 | CEFBS_InMicroMips_HasMips32r6, // SELNEZ_D_MMR6 |
| 13356 | CEFBS_InMicroMips_HasMips32r6, // SELNEZ_MMR6 |
| 13357 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // SELNEZ_S |
| 13358 | CEFBS_InMicroMips_HasMips32r6, // SELNEZ_S_MMR6 |
| 13359 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // SEL_D |
| 13360 | CEFBS_InMicroMips_HasMips32r6, // SEL_D_MMR6 |
| 13361 | CEFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, // SEL_S |
| 13362 | CEFBS_InMicroMips_HasMips32r6, // SEL_S_MMR6 |
| 13363 | CEFBS_HasCnMips, // SEQ |
| 13364 | CEFBS_HasCnMips, // SEQi |
| 13365 | CEFBS_HasStdEnc_NotInMicroMips, // SH |
| 13366 | CEFBS_InMicroMips_NotMips32r6, // SH16_MM |
| 13367 | CEFBS_InMicroMips_HasMips32r6, // SH16_MMR6 |
| 13368 | CEFBS_NotInMips16Mode_IsGP64bit, // SH64 |
| 13369 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // SHE |
| 13370 | CEFBS_InMicroMips_HasEVA, // SHE_MM |
| 13371 | CEFBS_HasStdEnc_HasMSA, // SHF_B |
| 13372 | CEFBS_HasStdEnc_HasMSA, // SHF_H |
| 13373 | CEFBS_HasStdEnc_HasMSA, // SHF_W |
| 13374 | CEFBS_HasDSP, // SHILO |
| 13375 | CEFBS_HasDSP, // SHILOV |
| 13376 | CEFBS_InMicroMips_HasDSP, // SHILOV_MM |
| 13377 | CEFBS_InMicroMips_HasDSP, // SHILO_MM |
| 13378 | CEFBS_HasDSP, // SHLLV_PH |
| 13379 | CEFBS_InMicroMips_HasDSP, // SHLLV_PH_MM |
| 13380 | CEFBS_HasDSP, // SHLLV_QB |
| 13381 | CEFBS_InMicroMips_HasDSP, // SHLLV_QB_MM |
| 13382 | CEFBS_HasDSP, // SHLLV_S_PH |
| 13383 | CEFBS_InMicroMips_HasDSP, // SHLLV_S_PH_MM |
| 13384 | CEFBS_HasDSP, // SHLLV_S_W |
| 13385 | CEFBS_InMicroMips_HasDSP, // SHLLV_S_W_MM |
| 13386 | CEFBS_HasDSP, // SHLL_PH |
| 13387 | CEFBS_InMicroMips_HasDSP, // SHLL_PH_MM |
| 13388 | CEFBS_HasDSP, // SHLL_QB |
| 13389 | CEFBS_InMicroMips_HasDSP, // SHLL_QB_MM |
| 13390 | CEFBS_HasDSP, // SHLL_S_PH |
| 13391 | CEFBS_InMicroMips_HasDSP, // SHLL_S_PH_MM |
| 13392 | CEFBS_HasDSP, // SHLL_S_W |
| 13393 | CEFBS_InMicroMips_HasDSP, // SHLL_S_W_MM |
| 13394 | CEFBS_HasDSP, // SHRAV_PH |
| 13395 | CEFBS_InMicroMips_HasDSP, // SHRAV_PH_MM |
| 13396 | CEFBS_HasDSPR2, // SHRAV_QB |
| 13397 | CEFBS_InMicroMips_HasDSPR2, // SHRAV_QB_MMR2 |
| 13398 | CEFBS_HasDSP, // SHRAV_R_PH |
| 13399 | CEFBS_InMicroMips_HasDSP, // SHRAV_R_PH_MM |
| 13400 | CEFBS_HasDSPR2, // SHRAV_R_QB |
| 13401 | CEFBS_InMicroMips_HasDSPR2, // SHRAV_R_QB_MMR2 |
| 13402 | CEFBS_HasDSP, // SHRAV_R_W |
| 13403 | CEFBS_InMicroMips_HasDSP, // SHRAV_R_W_MM |
| 13404 | CEFBS_HasDSP, // SHRA_PH |
| 13405 | CEFBS_InMicroMips_HasDSP, // SHRA_PH_MM |
| 13406 | CEFBS_HasDSPR2, // SHRA_QB |
| 13407 | CEFBS_InMicroMips_HasDSPR2, // SHRA_QB_MMR2 |
| 13408 | CEFBS_HasDSP, // SHRA_R_PH |
| 13409 | CEFBS_InMicroMips_HasDSP, // SHRA_R_PH_MM |
| 13410 | CEFBS_HasDSPR2, // SHRA_R_QB |
| 13411 | CEFBS_InMicroMips_HasDSPR2, // SHRA_R_QB_MMR2 |
| 13412 | CEFBS_HasDSP, // SHRA_R_W |
| 13413 | CEFBS_InMicroMips_HasDSP, // SHRA_R_W_MM |
| 13414 | CEFBS_HasDSPR2, // SHRLV_PH |
| 13415 | CEFBS_InMicroMips_HasDSPR2, // SHRLV_PH_MMR2 |
| 13416 | CEFBS_HasDSP, // SHRLV_QB |
| 13417 | CEFBS_InMicroMips_HasDSP, // SHRLV_QB_MM |
| 13418 | CEFBS_HasDSPR2, // SHRL_PH |
| 13419 | CEFBS_InMicroMips_HasDSPR2, // SHRL_PH_MMR2 |
| 13420 | CEFBS_HasDSP, // SHRL_QB |
| 13421 | CEFBS_InMicroMips_HasDSP, // SHRL_QB_MM |
| 13422 | CEFBS_InMicroMips, // SH_MM |
| 13423 | CEFBS_InMicroMips_HasMips32r6, // SH_MMR6 |
| 13424 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // SIGRIE |
| 13425 | CEFBS_InMicroMips_HasMips32r6, // SIGRIE_MMR6 |
| 13426 | CEFBS_HasStdEnc_HasMSA, // SLDI_B |
| 13427 | CEFBS_HasStdEnc_HasMSA, // SLDI_D |
| 13428 | CEFBS_HasStdEnc_HasMSA, // SLDI_H |
| 13429 | CEFBS_HasStdEnc_HasMSA, // SLDI_W |
| 13430 | CEFBS_HasStdEnc_HasMSA, // SLD_B |
| 13431 | CEFBS_HasStdEnc_HasMSA, // SLD_D |
| 13432 | CEFBS_HasStdEnc_HasMSA, // SLD_H |
| 13433 | CEFBS_HasStdEnc_HasMSA, // SLD_W |
| 13434 | CEFBS_HasStdEnc_NotInMicroMips, // SLL |
| 13435 | CEFBS_InMicroMips_NotMips32r6, // SLL16_MM |
| 13436 | CEFBS_InMicroMips_HasMips32r6, // SLL16_MMR6 |
| 13437 | CEFBS_NotInMips16Mode_IsGP64bit, // SLL64_32 |
| 13438 | CEFBS_NotInMips16Mode_IsGP64bit, // SLL64_64 |
| 13439 | CEFBS_HasStdEnc_HasMSA, // SLLI_B |
| 13440 | CEFBS_HasStdEnc_HasMSA, // SLLI_D |
| 13441 | CEFBS_HasStdEnc_HasMSA, // SLLI_H |
| 13442 | CEFBS_HasStdEnc_HasMSA, // SLLI_W |
| 13443 | CEFBS_HasStdEnc_NotInMicroMips, // SLLV |
| 13444 | CEFBS_InMicroMips, // SLLV_MM |
| 13445 | CEFBS_HasStdEnc_HasMSA, // SLL_B |
| 13446 | CEFBS_HasStdEnc_HasMSA, // SLL_D |
| 13447 | CEFBS_HasStdEnc_HasMSA, // SLL_H |
| 13448 | CEFBS_InMicroMips, // SLL_MM |
| 13449 | CEFBS_InMicroMips_HasMips32r6, // SLL_MMR6 |
| 13450 | CEFBS_HasStdEnc_HasMSA, // SLL_W |
| 13451 | CEFBS_HasStdEnc_NotInMicroMips, // SLT |
| 13452 | CEFBS_NotInMips16Mode_IsGP64bit, // SLT64 |
| 13453 | CEFBS_InMicroMips, // SLT_MM |
| 13454 | CEFBS_HasStdEnc_NotInMicroMips, // SLTi |
| 13455 | CEFBS_NotInMips16Mode_IsGP64bit, // SLTi64 |
| 13456 | CEFBS_InMicroMips, // SLTi_MM |
| 13457 | CEFBS_HasStdEnc_NotInMicroMips, // SLTiu |
| 13458 | CEFBS_NotInMips16Mode_IsGP64bit, // SLTiu64 |
| 13459 | CEFBS_InMicroMips, // SLTiu_MM |
| 13460 | CEFBS_HasStdEnc_NotInMicroMips, // SLTu |
| 13461 | CEFBS_NotInMips16Mode_IsGP64bit, // SLTu64 |
| 13462 | CEFBS_InMicroMips, // SLTu_MM |
| 13463 | CEFBS_HasCnMips, // SNE |
| 13464 | CEFBS_HasCnMips, // SNEi |
| 13465 | CEFBS_HasStdEnc_HasMSA, // SPLATI_B |
| 13466 | CEFBS_HasStdEnc_HasMSA, // SPLATI_D |
| 13467 | CEFBS_HasStdEnc_HasMSA, // SPLATI_H |
| 13468 | CEFBS_HasStdEnc_HasMSA, // SPLATI_W |
| 13469 | CEFBS_HasStdEnc_HasMSA, // SPLAT_B |
| 13470 | CEFBS_HasStdEnc_HasMSA, // SPLAT_D |
| 13471 | CEFBS_HasStdEnc_HasMSA, // SPLAT_H |
| 13472 | CEFBS_HasStdEnc_HasMSA, // SPLAT_W |
| 13473 | CEFBS_HasStdEnc_NotInMicroMips, // SRA |
| 13474 | CEFBS_HasStdEnc_HasMSA, // SRAI_B |
| 13475 | CEFBS_HasStdEnc_HasMSA, // SRAI_D |
| 13476 | CEFBS_HasStdEnc_HasMSA, // SRAI_H |
| 13477 | CEFBS_HasStdEnc_HasMSA, // SRAI_W |
| 13478 | CEFBS_HasStdEnc_HasMSA, // SRARI_B |
| 13479 | CEFBS_HasStdEnc_HasMSA, // SRARI_D |
| 13480 | CEFBS_HasStdEnc_HasMSA, // SRARI_H |
| 13481 | CEFBS_HasStdEnc_HasMSA, // SRARI_W |
| 13482 | CEFBS_HasStdEnc_HasMSA, // SRAR_B |
| 13483 | CEFBS_HasStdEnc_HasMSA, // SRAR_D |
| 13484 | CEFBS_HasStdEnc_HasMSA, // SRAR_H |
| 13485 | CEFBS_HasStdEnc_HasMSA, // SRAR_W |
| 13486 | CEFBS_HasStdEnc_NotInMicroMips, // SRAV |
| 13487 | CEFBS_InMicroMips, // SRAV_MM |
| 13488 | CEFBS_HasStdEnc_HasMSA, // SRA_B |
| 13489 | CEFBS_HasStdEnc_HasMSA, // SRA_D |
| 13490 | CEFBS_HasStdEnc_HasMSA, // SRA_H |
| 13491 | CEFBS_InMicroMips, // SRA_MM |
| 13492 | CEFBS_HasStdEnc_HasMSA, // SRA_W |
| 13493 | CEFBS_HasStdEnc_NotInMicroMips, // SRL |
| 13494 | CEFBS_InMicroMips_NotMips32r6, // SRL16_MM |
| 13495 | CEFBS_InMicroMips_HasMips32r6, // SRL16_MMR6 |
| 13496 | CEFBS_HasStdEnc_HasMSA, // SRLI_B |
| 13497 | CEFBS_HasStdEnc_HasMSA, // SRLI_D |
| 13498 | CEFBS_HasStdEnc_HasMSA, // SRLI_H |
| 13499 | CEFBS_HasStdEnc_HasMSA, // SRLI_W |
| 13500 | CEFBS_HasStdEnc_HasMSA, // SRLRI_B |
| 13501 | CEFBS_HasStdEnc_HasMSA, // SRLRI_D |
| 13502 | CEFBS_HasStdEnc_HasMSA, // SRLRI_H |
| 13503 | CEFBS_HasStdEnc_HasMSA, // SRLRI_W |
| 13504 | CEFBS_HasStdEnc_HasMSA, // SRLR_B |
| 13505 | CEFBS_HasStdEnc_HasMSA, // SRLR_D |
| 13506 | CEFBS_HasStdEnc_HasMSA, // SRLR_H |
| 13507 | CEFBS_HasStdEnc_HasMSA, // SRLR_W |
| 13508 | CEFBS_HasStdEnc_NotInMicroMips, // SRLV |
| 13509 | CEFBS_InMicroMips, // SRLV_MM |
| 13510 | CEFBS_HasStdEnc_HasMSA, // SRL_B |
| 13511 | CEFBS_HasStdEnc_HasMSA, // SRL_D |
| 13512 | CEFBS_HasStdEnc_HasMSA, // SRL_H |
| 13513 | CEFBS_InMicroMips, // SRL_MM |
| 13514 | CEFBS_HasStdEnc_HasMSA, // SRL_W |
| 13515 | CEFBS_HasStdEnc_NotInMicroMips, // SSNOP |
| 13516 | CEFBS_InMicroMips, // SSNOP_MM |
| 13517 | CEFBS_InMicroMips_HasMips32r6, // SSNOP_MMR6 |
| 13518 | CEFBS_HasStdEnc_HasMSA, // ST_B |
| 13519 | CEFBS_HasStdEnc_HasMSA, // ST_D |
| 13520 | CEFBS_HasStdEnc_HasMSA, // ST_H |
| 13521 | CEFBS_HasStdEnc_HasMSA, // ST_W |
| 13522 | CEFBS_HasStdEnc_NotInMicroMips, // SUB |
| 13523 | CEFBS_HasDSPR2, // SUBQH_PH |
| 13524 | CEFBS_InMicroMips_HasDSPR2, // SUBQH_PH_MMR2 |
| 13525 | CEFBS_HasDSPR2, // SUBQH_R_PH |
| 13526 | CEFBS_InMicroMips_HasDSPR2, // SUBQH_R_PH_MMR2 |
| 13527 | CEFBS_HasDSPR2, // SUBQH_R_W |
| 13528 | CEFBS_InMicroMips_HasDSPR2, // SUBQH_R_W_MMR2 |
| 13529 | CEFBS_HasDSPR2, // SUBQH_W |
| 13530 | CEFBS_InMicroMips_HasDSPR2, // SUBQH_W_MMR2 |
| 13531 | CEFBS_HasDSP, // SUBQ_PH |
| 13532 | CEFBS_InMicroMips_HasDSP, // SUBQ_PH_MM |
| 13533 | CEFBS_HasDSP, // SUBQ_S_PH |
| 13534 | CEFBS_InMicroMips_HasDSP, // SUBQ_S_PH_MM |
| 13535 | CEFBS_HasDSP, // SUBQ_S_W |
| 13536 | CEFBS_InMicroMips_HasDSP, // SUBQ_S_W_MM |
| 13537 | CEFBS_HasStdEnc_HasMSA, // SUBSUS_U_B |
| 13538 | CEFBS_HasStdEnc_HasMSA, // SUBSUS_U_D |
| 13539 | CEFBS_HasStdEnc_HasMSA, // SUBSUS_U_H |
| 13540 | CEFBS_HasStdEnc_HasMSA, // SUBSUS_U_W |
| 13541 | CEFBS_HasStdEnc_HasMSA, // SUBSUU_S_B |
| 13542 | CEFBS_HasStdEnc_HasMSA, // SUBSUU_S_D |
| 13543 | CEFBS_HasStdEnc_HasMSA, // SUBSUU_S_H |
| 13544 | CEFBS_HasStdEnc_HasMSA, // SUBSUU_S_W |
| 13545 | CEFBS_HasStdEnc_HasMSA, // SUBS_S_B |
| 13546 | CEFBS_HasStdEnc_HasMSA, // SUBS_S_D |
| 13547 | CEFBS_HasStdEnc_HasMSA, // SUBS_S_H |
| 13548 | CEFBS_HasStdEnc_HasMSA, // SUBS_S_W |
| 13549 | CEFBS_HasStdEnc_HasMSA, // SUBS_U_B |
| 13550 | CEFBS_HasStdEnc_HasMSA, // SUBS_U_D |
| 13551 | CEFBS_HasStdEnc_HasMSA, // SUBS_U_H |
| 13552 | CEFBS_HasStdEnc_HasMSA, // SUBS_U_W |
| 13553 | CEFBS_InMicroMips_NotMips32r6, // SUBU16_MM |
| 13554 | CEFBS_InMicroMips_HasMips32r6, // SUBU16_MMR6 |
| 13555 | CEFBS_HasDSPR2, // SUBUH_QB |
| 13556 | CEFBS_InMicroMips_HasDSPR2, // SUBUH_QB_MMR2 |
| 13557 | CEFBS_HasDSPR2, // SUBUH_R_QB |
| 13558 | CEFBS_InMicroMips_HasDSPR2, // SUBUH_R_QB_MMR2 |
| 13559 | CEFBS_InMicroMips_HasMips32r6, // SUBU_MMR6 |
| 13560 | CEFBS_HasDSPR2, // SUBU_PH |
| 13561 | CEFBS_InMicroMips_HasDSPR2, // SUBU_PH_MMR2 |
| 13562 | CEFBS_HasDSP, // SUBU_QB |
| 13563 | CEFBS_InMicroMips_HasDSP, // SUBU_QB_MM |
| 13564 | CEFBS_HasDSPR2, // SUBU_S_PH |
| 13565 | CEFBS_InMicroMips_HasDSPR2, // SUBU_S_PH_MMR2 |
| 13566 | CEFBS_HasDSP, // SUBU_S_QB |
| 13567 | CEFBS_InMicroMips_HasDSP, // SUBU_S_QB_MM |
| 13568 | CEFBS_HasStdEnc_HasMSA, // SUBVI_B |
| 13569 | CEFBS_HasStdEnc_HasMSA, // SUBVI_D |
| 13570 | CEFBS_HasStdEnc_HasMSA, // SUBVI_H |
| 13571 | CEFBS_HasStdEnc_HasMSA, // SUBVI_W |
| 13572 | CEFBS_HasStdEnc_HasMSA, // SUBV_B |
| 13573 | CEFBS_HasStdEnc_HasMSA, // SUBV_D |
| 13574 | CEFBS_HasStdEnc_HasMSA, // SUBV_H |
| 13575 | CEFBS_HasStdEnc_HasMSA, // SUBV_W |
| 13576 | CEFBS_InMicroMips_NotMips32r6, // SUB_MM |
| 13577 | CEFBS_InMicroMips_HasMips32r6, // SUB_MMR6 |
| 13578 | CEFBS_HasStdEnc_NotInMicroMips, // SUBu |
| 13579 | CEFBS_InMicroMips_NotMips32r6, // SUBu_MM |
| 13580 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // SUXC1 |
| 13581 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, // SUXC164 |
| 13582 | CEFBS_InMicroMips_IsFP64bit_IsNotSingleFloat_NotMips32r6_IsNotSoftFloat, // SUXC1_MM |
| 13583 | CEFBS_HasStdEnc_NotInMicroMips, // SW |
| 13584 | CEFBS_InMicroMips_NotMips32r6, // SW16_MM |
| 13585 | CEFBS_InMicroMips_HasMips32r6, // SW16_MMR6 |
| 13586 | CEFBS_NotInMips16Mode_IsGP64bit, // SW64 |
| 13587 | CEFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, // SWC1 |
| 13588 | CEFBS_InMicroMips_IsNotSoftFloat, // SWC1_MM |
| 13589 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // SWC2 |
| 13590 | CEFBS_InMicroMips_HasMips32r6, // SWC2_MMR6 |
| 13591 | CEFBS_HasStdEnc_HasMips32r6_NotInMicroMips, // SWC2_R6 |
| 13592 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotR5900_NotCnMips_NotInMicroMips, // SWC3 |
| 13593 | CEFBS_NotInMips16Mode_HasDSP, // SWDSP |
| 13594 | CEFBS_InMicroMips_HasDSP, // SWDSP_MM |
| 13595 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // SWE |
| 13596 | CEFBS_InMicroMips_HasEVA, // SWE_MM |
| 13597 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // SWL |
| 13598 | CEFBS_NotInMips16Mode_IsGP64bit, // SWL64 |
| 13599 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, // SWLE |
| 13600 | CEFBS_InMicroMips_NotMips32r6_HasEVA, // SWLE_MM |
| 13601 | CEFBS_InMicroMips_NotMips32r6, // SWL_MM |
| 13602 | CEFBS_InMicroMips_NotMips32r6, // SWM16_MM |
| 13603 | CEFBS_InMicroMips_HasMips32r6, // SWM16_MMR6 |
| 13604 | CEFBS_InMicroMips, // SWM32_MM |
| 13605 | CEFBS_InMicroMips, // SWP_MM |
| 13606 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // SWR |
| 13607 | CEFBS_NotInMips16Mode_IsGP64bit, // SWR64 |
| 13608 | CEFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, // SWRE |
| 13609 | CEFBS_InMicroMips_NotMips32r6_HasEVA, // SWRE_MM |
| 13610 | CEFBS_InMicroMips_NotMips32r6, // SWR_MM |
| 13611 | CEFBS_InMicroMips_NotMips32r6, // SWSP_MM |
| 13612 | CEFBS_InMicroMips_HasMips32r6, // SWSP_MMR6 |
| 13613 | CEFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, // SWXC1 |
| 13614 | CEFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, // SWXC1_MM |
| 13615 | CEFBS_InMicroMips, // SW_MM |
| 13616 | CEFBS_InMicroMips_HasMips32r6, // SW_MMR6 |
| 13617 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // SYNC |
| 13618 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // SYNCI |
| 13619 | CEFBS_InMicroMips_NotMips32r6, // SYNCI_MM |
| 13620 | CEFBS_InMicroMips_HasMips32r6, // SYNCI_MMR6 |
| 13621 | CEFBS_InMicroMips, // SYNC_MM |
| 13622 | CEFBS_InMicroMips_HasMips32r6, // SYNC_MMR6 |
| 13623 | CEFBS_HasStdEnc_NotInMicroMips, // SYSCALL |
| 13624 | CEFBS_InMicroMips, // SYSCALL_MM |
| 13625 | CEFBS_InMips16Mode, // Save16 |
| 13626 | CEFBS_InMips16Mode, // SaveX16 |
| 13627 | CEFBS_InMips16Mode, // SbRxRyOffMemX16 |
| 13628 | CEFBS_InMips16Mode, // SebRx16 |
| 13629 | CEFBS_InMips16Mode, // SehRx16 |
| 13630 | CEFBS_InMips16Mode, // ShRxRyOffMemX16 |
| 13631 | CEFBS_InMips16Mode, // SllX16 |
| 13632 | CEFBS_InMips16Mode, // SllvRxRy16 |
| 13633 | CEFBS_InMips16Mode, // SltRxRy16 |
| 13634 | CEFBS_InMips16Mode, // SltiRxImm16 |
| 13635 | CEFBS_InMips16Mode, // SltiRxImmX16 |
| 13636 | CEFBS_InMips16Mode, // SltiuRxImm16 |
| 13637 | CEFBS_InMips16Mode, // SltiuRxImmX16 |
| 13638 | CEFBS_InMips16Mode, // SltuRxRy16 |
| 13639 | CEFBS_InMips16Mode, // SraX16 |
| 13640 | CEFBS_InMips16Mode, // SravRxRy16 |
| 13641 | CEFBS_InMips16Mode, // SrlX16 |
| 13642 | CEFBS_InMips16Mode, // SrlvRxRy16 |
| 13643 | CEFBS_InMips16Mode, // SubuRxRyRz16 |
| 13644 | CEFBS_InMips16Mode, // SwRxRyOffMemX16 |
| 13645 | CEFBS_InMips16Mode, // SwRxSpImmX16 |
| 13646 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // TEQ |
| 13647 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // TEQI |
| 13648 | CEFBS_InMicroMips_NotMips32r6, // TEQI_MM |
| 13649 | CEFBS_InMicroMips, // TEQ_MM |
| 13650 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // TGE |
| 13651 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // TGEI |
| 13652 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // TGEIU |
| 13653 | CEFBS_InMicroMips_NotMips32r6, // TGEIU_MM |
| 13654 | CEFBS_InMicroMips_NotMips32r6, // TGEI_MM |
| 13655 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // TGEU |
| 13656 | CEFBS_InMicroMips, // TGEU_MM |
| 13657 | CEFBS_InMicroMips, // TGE_MM |
| 13658 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // TLBGINV |
| 13659 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // TLBGINVF |
| 13660 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // TLBGINVF_MM |
| 13661 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // TLBGINV_MM |
| 13662 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // TLBGP |
| 13663 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // TLBGP_MM |
| 13664 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // TLBGR |
| 13665 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // TLBGR_MM |
| 13666 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // TLBGWI |
| 13667 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // TLBGWI_MM |
| 13668 | CEFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, // TLBGWR |
| 13669 | CEFBS_InMicroMips_HasMips32r5_HasVirt, // TLBGWR_MM |
| 13670 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // TLBINV |
| 13671 | CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // TLBINVF |
| 13672 | CEFBS_InMicroMips_HasMips32r6, // TLBINVF_MMR6 |
| 13673 | CEFBS_InMicroMips_HasMips32r6, // TLBINV_MMR6 |
| 13674 | CEFBS_HasStdEnc_NotInMicroMips, // TLBP |
| 13675 | CEFBS_InMicroMips, // TLBP_MM |
| 13676 | CEFBS_HasStdEnc_NotInMicroMips, // TLBR |
| 13677 | CEFBS_InMicroMips, // TLBR_MM |
| 13678 | CEFBS_HasStdEnc_NotInMicroMips, // TLBWI |
| 13679 | CEFBS_InMicroMips, // TLBWI_MM |
| 13680 | CEFBS_HasStdEnc_NotInMicroMips, // TLBWR |
| 13681 | CEFBS_InMicroMips, // TLBWR_MM |
| 13682 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // TLT |
| 13683 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // TLTI |
| 13684 | CEFBS_InMicroMips_NotMips32r6, // TLTIU_MM |
| 13685 | CEFBS_InMicroMips_NotMips32r6, // TLTI_MM |
| 13686 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // TLTU |
| 13687 | CEFBS_InMicroMips, // TLTU_MM |
| 13688 | CEFBS_InMicroMips, // TLT_MM |
| 13689 | CEFBS_HasStdEnc_HasMips2_NotInMicroMips, // TNE |
| 13690 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // TNEI |
| 13691 | CEFBS_InMicroMips_NotMips32r6, // TNEI_MM |
| 13692 | CEFBS_InMicroMips, // TNE_MM |
| 13693 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips3_32_IsNotSoftFloat_NotInMicroMips, // TRUNC_L_D64 |
| 13694 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // TRUNC_L_D_MMR6 |
| 13695 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // TRUNC_L_S |
| 13696 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // TRUNC_L_S_MMR6 |
| 13697 | CEFBS_HasStdEnc_NotFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // TRUNC_W_D32 |
| 13698 | CEFBS_HasStdEnc_IsFP64bit_IsNotSingleFloat_HasMips2_IsNotSoftFloat_NotInMicroMips, // TRUNC_W_D64 |
| 13699 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // TRUNC_W_D_MMR6 |
| 13700 | CEFBS_InMicroMips_NotFP64bit_IsNotSingleFloat_IsNotSoftFloat, // TRUNC_W_MM |
| 13701 | CEFBS_HasStdEnc_HasMips2_NotR5900_IsNotSoftFloat_NotInMicroMips, // TRUNC_W_S |
| 13702 | CEFBS_InMicroMips_IsNotSoftFloat, // TRUNC_W_S_MM |
| 13703 | CEFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, // TRUNC_W_S_MMR6 |
| 13704 | CEFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, // TTLTIU |
| 13705 | CEFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, // UDIV |
| 13706 | CEFBS_InMicroMips_NotMips32r6, // UDIV_MM |
| 13707 | CEFBS_HasCnMips, // V3MULU |
| 13708 | CEFBS_HasCnMips, // VMM0 |
| 13709 | CEFBS_HasCnMips, // VMULU |
| 13710 | CEFBS_HasStdEnc_HasMSA, // VSHF_B |
| 13711 | CEFBS_HasStdEnc_HasMSA, // VSHF_D |
| 13712 | CEFBS_HasStdEnc_HasMSA, // VSHF_H |
| 13713 | CEFBS_HasStdEnc_HasMSA, // VSHF_W |
| 13714 | CEFBS_HasStdEnc_HasMips3_32_NotInMicroMips, // WAIT |
| 13715 | CEFBS_InMicroMips, // WAIT_MM |
| 13716 | CEFBS_InMicroMips_HasMips32r6, // WAIT_MMR6 |
| 13717 | CEFBS_HasDSP_NotInMicroMips, // WRDSP |
| 13718 | CEFBS_InMicroMips_HasDSP, // WRDSP_MM |
| 13719 | CEFBS_InMicroMips_HasMips32r6, // WRPGPR_MMR6 |
| 13720 | CEFBS_HasStdEnc_HasMips32r2_NotInMicroMips, // WSBH |
| 13721 | CEFBS_InMicroMips, // WSBH_MM |
| 13722 | CEFBS_InMicroMips_HasMips32r6, // WSBH_MMR6 |
| 13723 | CEFBS_HasStdEnc_NotInMicroMips, // XOR |
| 13724 | CEFBS_InMicroMips_NotMips32r6, // XOR16_MM |
| 13725 | CEFBS_InMicroMips_HasMips32r6, // XOR16_MMR6 |
| 13726 | CEFBS_NotInMips16Mode_IsGP64bit, // XOR64 |
| 13727 | CEFBS_HasStdEnc_HasMSA, // XORI_B |
| 13728 | CEFBS_InMicroMips_HasMips32r6, // XORI_MMR6 |
| 13729 | CEFBS_InMicroMips_NotMips32r6, // XOR_MM |
| 13730 | CEFBS_InMicroMips_HasMips32r6, // XOR_MMR6 |
| 13731 | CEFBS_HasStdEnc_HasMSA, // XOR_V |
| 13732 | CEFBS_HasStdEnc_NotInMicroMips, // XORi |
| 13733 | CEFBS_NotInMips16Mode_IsGP64bit, // XORi64 |
| 13734 | CEFBS_InMicroMips_NotMips32r6, // XORi_MM |
| 13735 | CEFBS_InMips16Mode, // XorRxRxRy16 |
| 13736 | CEFBS_HasStdEnc_HasMT_NotInMicroMips, // YIELD |
| 13737 | }; |
| 13738 | |
| 13739 | assert(Opcode < 2923); |
| 13740 | return FeatureBitsets[RequiredFeaturesRefs[Opcode]]; |
| 13741 | } |
| 13742 | |
| 13743 | |
| 13744 | } // namespace llvm::Mips_MC |
| 13745 | |
| 13746 | #endif // GET_COMPUTE_FEATURES |
| 13747 | |
| 13748 | #ifdef GET_AVAILABLE_OPCODE_CHECKER |
| 13749 | #undef GET_AVAILABLE_OPCODE_CHECKER |
| 13750 | |
| 13751 | namespace llvm::Mips_MC { |
| 13752 | |
| 13753 | bool isOpcodeAvailable(unsigned Opcode, const FeatureBitset &Features) { |
| 13754 | FeatureBitset AvailableFeatures = computeAvailableFeatures(Features); |
| 13755 | FeatureBitset RequiredFeatures = computeRequiredFeatures(Opcode); |
| 13756 | FeatureBitset MissingFeatures = |
| 13757 | (AvailableFeatures & RequiredFeatures) ^ |
| 13758 | RequiredFeatures; |
| 13759 | return !MissingFeatures.any(); |
| 13760 | } |
| 13761 | |
| 13762 | } // namespace llvm::Mips_MC |
| 13763 | |
| 13764 | #endif // GET_AVAILABLE_OPCODE_CHECKER |
| 13765 | |
| 13766 | #ifdef ENABLE_INSTR_PREDICATE_VERIFIER |
| 13767 | #undef ENABLE_INSTR_PREDICATE_VERIFIER |
| 13768 | |
| 13769 | #include <sstream> |
| 13770 | |
| 13771 | namespace llvm::Mips_MC { |
| 13772 | |
| 13773 | #ifndef NDEBUG |
| 13774 | static const char *SubtargetFeatureNames[] = { |
| 13775 | "Feature_HasCRC", |
| 13776 | "Feature_HasCnMips", |
| 13777 | "Feature_HasCnMipsP", |
| 13778 | "Feature_HasDSP", |
| 13779 | "Feature_HasDSPR2", |
| 13780 | "Feature_HasDSPR3", |
| 13781 | "Feature_HasEVA", |
| 13782 | "Feature_HasGINV", |
| 13783 | "Feature_HasMSA", |
| 13784 | "Feature_HasMT", |
| 13785 | "Feature_HasMadd4", |
| 13786 | "Feature_HasMips2", |
| 13787 | "Feature_HasMips3", |
| 13788 | "Feature_HasMips3D", |
| 13789 | "Feature_HasMips3_32", |
| 13790 | "Feature_HasMips3_32r2", |
| 13791 | "Feature_HasMips4_32", |
| 13792 | "Feature_HasMips4_32r2", |
| 13793 | "Feature_HasMips5_32r2", |
| 13794 | "Feature_HasMips32", |
| 13795 | "Feature_HasMips32r2", |
| 13796 | "Feature_HasMips32r5", |
| 13797 | "Feature_HasMips32r6", |
| 13798 | "Feature_HasMips64", |
| 13799 | "Feature_HasMips64r2", |
| 13800 | "Feature_HasMips64r5", |
| 13801 | "Feature_HasMips64r6", |
| 13802 | "Feature_HasStdEnc", |
| 13803 | "Feature_HasVirt", |
| 13804 | "Feature_InMicroMips", |
| 13805 | "Feature_InMips16Mode", |
| 13806 | "Feature_IsFP64bit", |
| 13807 | "Feature_IsGP32bit", |
| 13808 | "Feature_IsGP64bit", |
| 13809 | "Feature_IsNotSingleFloat", |
| 13810 | "Feature_IsNotSoftFloat", |
| 13811 | "Feature_IsPTR32bit", |
| 13812 | "Feature_IsPTR64bit", |
| 13813 | "Feature_IsR5900", |
| 13814 | "Feature_IsSingleFloat", |
| 13815 | "Feature_IsSym32", |
| 13816 | "Feature_IsSym64", |
| 13817 | "Feature_NoIndirectJumpGuards", |
| 13818 | "Feature_NotCnMips", |
| 13819 | "Feature_NotCnMipsP", |
| 13820 | "Feature_NotFP64bit", |
| 13821 | "Feature_NotInMicroMips", |
| 13822 | "Feature_NotInMips16Mode", |
| 13823 | "Feature_NotMips3", |
| 13824 | "Feature_NotMips4_32", |
| 13825 | "Feature_NotMips32r6", |
| 13826 | "Feature_NotMips64", |
| 13827 | "Feature_NotMips64r6", |
| 13828 | "Feature_NotR5900", |
| 13829 | "Feature_UseCompactBranches", |
| 13830 | "Feature_UseIndirectJumpsHazard", |
| 13831 | nullptr |
| 13832 | }; |
| 13833 | |
| 13834 | #endif // NDEBUG |
| 13835 | |
| 13836 | void verifyInstructionPredicates( |
| 13837 | unsigned Opcode, const FeatureBitset &Features) { |
| 13838 | #ifndef NDEBUG |
| 13839 | FeatureBitset AvailableFeatures = computeAvailableFeatures(Features); |
| 13840 | FeatureBitset RequiredFeatures = computeRequiredFeatures(Opcode); |
| 13841 | FeatureBitset MissingFeatures = |
| 13842 | (AvailableFeatures & RequiredFeatures) ^ |
| 13843 | RequiredFeatures; |
| 13844 | if (MissingFeatures.any()) { |
| 13845 | std::ostringstream Msg; |
| 13846 | Msg << "Attempting to emit "<< &MipsInstrNameData[MipsInstrNameIndices[Opcode]] |
| 13847 | << " instruction but the "; |
| 13848 | for (unsigned i = 0, e = MissingFeatures.size(); i != e; ++i) |
| 13849 | if (MissingFeatures.test(i)) |
| 13850 | Msg << SubtargetFeatureNames[i] << " "; |
| 13851 | Msg << "predicate(s) are not met"; |
| 13852 | report_fatal_error(Msg.str().c_str()); |
| 13853 | } |
| 13854 | #endif // NDEBUG |
| 13855 | } |
| 13856 | |
| 13857 | } // namespace llvm::Mips_MC |
| 13858 | |
| 13859 | #endif // ENABLE_INSTR_PREDICATE_VERIFIER |
| 13860 | |
| 13861 | #ifdef GET_INSTRMAP_INFO |
| 13862 | #undef GET_INSTRMAP_INFO |
| 13863 | |
| 13864 | namespace llvm::Mips { |
| 13865 | |
| 13866 | enum Arch { |
| 13867 | Arch_dsp, |
| 13868 | Arch_mmdsp, |
| 13869 | Arch_mipsr6, |
| 13870 | Arch_micromipsr6, |
| 13871 | Arch_se, |
| 13872 | Arch_micromips |
| 13873 | }; |
| 13874 | |
| 13875 | // Dsp2MicroMips |
| 13876 | LLVM_READONLY |
| 13877 | int32_t Dsp2MicroMips(uint32_t Opcode, enum Arch inArch) { |
| 13878 | using namespace Mips; |
| 13879 | static constexpr uint32_t Table[][3] = { |
| 13880 | { ABSQ_S_PH, ABSQ_S_PH, ABSQ_S_PH_MM }, |
| 13881 | { ABSQ_S_QB, ABSQ_S_QB, ABSQ_S_QB_MMR2 }, |
| 13882 | { ABSQ_S_W, ABSQ_S_W, ABSQ_S_W_MM }, |
| 13883 | { ADDQH_PH, ADDQH_PH, ADDQH_PH_MMR2 }, |
| 13884 | { ADDQH_R_PH, ADDQH_R_PH, ADDQH_R_PH_MMR2 }, |
| 13885 | { ADDQH_R_W, ADDQH_R_W, ADDQH_R_W_MMR2 }, |
| 13886 | { ADDQH_W, ADDQH_W, ADDQH_W_MMR2 }, |
| 13887 | { ADDQ_PH, ADDQ_PH, ADDQ_PH_MM }, |
| 13888 | { ADDQ_S_PH, ADDQ_S_PH, ADDQ_S_PH_MM }, |
| 13889 | { ADDQ_S_W, ADDQ_S_W, ADDQ_S_W_MM }, |
| 13890 | { ADDSC, ADDSC, ADDSC_MM }, |
| 13891 | { ADDUH_QB, ADDUH_QB, ADDUH_QB_MMR2 }, |
| 13892 | { ADDUH_R_QB, ADDUH_R_QB, ADDUH_R_QB_MMR2 }, |
| 13893 | { ADDU_PH, ADDU_PH, ADDU_PH_MMR2 }, |
| 13894 | { ADDU_QB, ADDU_QB, ADDU_QB_MM }, |
| 13895 | { ADDU_S_PH, ADDU_S_PH, ADDU_S_PH_MMR2 }, |
| 13896 | { ADDU_S_QB, ADDU_S_QB, ADDU_S_QB_MM }, |
| 13897 | { ADDWC, ADDWC, ADDWC_MM }, |
| 13898 | { APPEND, APPEND, APPEND_MMR2 }, |
| 13899 | { BALIGN, BALIGN, BALIGN_MMR2 }, |
| 13900 | { BITREV, BITREV, BITREV_MM }, |
| 13901 | { BPOSGE32, BPOSGE32, BPOSGE32_MM }, |
| 13902 | { CMPGDU_EQ_QB, CMPGDU_EQ_QB, CMPGDU_EQ_QB_MMR2 }, |
| 13903 | { CMPGDU_LE_QB, CMPGDU_LE_QB, CMPGDU_LE_QB_MMR2 }, |
| 13904 | { CMPGDU_LT_QB, CMPGDU_LT_QB, CMPGDU_LT_QB_MMR2 }, |
| 13905 | { CMPGU_EQ_QB, CMPGU_EQ_QB, CMPGU_EQ_QB_MM }, |
| 13906 | { CMPGU_LE_QB, CMPGU_LE_QB, CMPGU_LE_QB_MM }, |
| 13907 | { CMPGU_LT_QB, CMPGU_LT_QB, CMPGU_LT_QB_MM }, |
| 13908 | { CMPU_EQ_QB, CMPU_EQ_QB, CMPU_EQ_QB_MM }, |
| 13909 | { CMPU_LE_QB, CMPU_LE_QB, CMPU_LE_QB_MM }, |
| 13910 | { CMPU_LT_QB, CMPU_LT_QB, CMPU_LT_QB_MM }, |
| 13911 | { CMP_EQ_PH, CMP_EQ_PH, CMP_EQ_PH_MM }, |
| 13912 | { CMP_LE_PH, CMP_LE_PH, CMP_LE_PH_MM }, |
| 13913 | { CMP_LT_PH, CMP_LT_PH, CMP_LT_PH_MM }, |
| 13914 | { DPAQX_SA_W_PH, DPAQX_SA_W_PH, DPAQX_SA_W_PH_MMR2 }, |
| 13915 | { DPAQX_S_W_PH, DPAQX_S_W_PH, DPAQX_S_W_PH_MMR2 }, |
| 13916 | { DPAQ_SA_L_W, DPAQ_SA_L_W, DPAQ_SA_L_W_MM }, |
| 13917 | { DPAQ_S_W_PH, DPAQ_S_W_PH, DPAQ_S_W_PH_MM }, |
| 13918 | { DPAU_H_QBL, DPAU_H_QBL, DPAU_H_QBL_MM }, |
| 13919 | { DPAU_H_QBR, DPAU_H_QBR, DPAU_H_QBR_MM }, |
| 13920 | { DPAX_W_PH, DPAX_W_PH, DPAX_W_PH_MMR2 }, |
| 13921 | { DPA_W_PH, DPA_W_PH, DPA_W_PH_MMR2 }, |
| 13922 | { DPSQX_SA_W_PH, DPSQX_SA_W_PH, DPSQX_SA_W_PH_MMR2 }, |
| 13923 | { DPSQX_S_W_PH, DPSQX_S_W_PH, DPSQX_S_W_PH_MMR2 }, |
| 13924 | { DPSQ_SA_L_W, DPSQ_SA_L_W, DPSQ_SA_L_W_MM }, |
| 13925 | { DPSQ_S_W_PH, DPSQ_S_W_PH, DPSQ_S_W_PH_MM }, |
| 13926 | { DPSU_H_QBL, DPSU_H_QBL, DPSU_H_QBL_MM }, |
| 13927 | { DPSU_H_QBR, DPSU_H_QBR, DPSU_H_QBR_MM }, |
| 13928 | { DPSX_W_PH, DPSX_W_PH, DPSX_W_PH_MMR2 }, |
| 13929 | { DPS_W_PH, DPS_W_PH, DPS_W_PH_MMR2 }, |
| 13930 | { EXTP, EXTP, EXTP_MM }, |
| 13931 | { EXTPDP, EXTPDP, EXTPDP_MM }, |
| 13932 | { EXTPDPV, EXTPDPV, EXTPDPV_MM }, |
| 13933 | { EXTPV, EXTPV, EXTPV_MM }, |
| 13934 | { EXTRV_RS_W, EXTRV_RS_W, EXTRV_RS_W_MM }, |
| 13935 | { EXTRV_R_W, EXTRV_R_W, EXTRV_R_W_MM }, |
| 13936 | { EXTRV_S_H, EXTRV_S_H, EXTRV_S_H_MM }, |
| 13937 | { EXTRV_W, EXTRV_W, EXTRV_W_MM }, |
| 13938 | { EXTR_RS_W, EXTR_RS_W, EXTR_RS_W_MM }, |
| 13939 | { EXTR_R_W, EXTR_R_W, EXTR_R_W_MM }, |
| 13940 | { EXTR_S_H, EXTR_S_H, EXTR_S_H_MM }, |
| 13941 | { EXTR_W, EXTR_W, EXTR_W_MM }, |
| 13942 | { INSV, INSV, INSV_MM }, |
| 13943 | { LBUX, LBUX, LBUX_MM }, |
| 13944 | { LHX, LHX, LHX_MM }, |
| 13945 | { LWDSP, LWDSP, LWDSP_MM }, |
| 13946 | { LWX, LWX, LWX_MM }, |
| 13947 | { MADDU_DSP, MADDU_DSP, MADDU_DSP_MM }, |
| 13948 | { MADD_DSP, MADD_DSP, MADD_DSP_MM }, |
| 13949 | { MAQ_SA_W_PHL, MAQ_SA_W_PHL, MAQ_SA_W_PHL_MM }, |
| 13950 | { MAQ_SA_W_PHR, MAQ_SA_W_PHR, MAQ_SA_W_PHR_MM }, |
| 13951 | { MAQ_S_W_PHL, MAQ_S_W_PHL, MAQ_S_W_PHL_MM }, |
| 13952 | { MAQ_S_W_PHR, MAQ_S_W_PHR, MAQ_S_W_PHR_MM }, |
| 13953 | { MFHI_DSP, MFHI_DSP, MFHI_DSP_MM }, |
| 13954 | { MFLO_DSP, MFLO_DSP, MFLO_DSP_MM }, |
| 13955 | { MODSUB, MODSUB, MODSUB_MM }, |
| 13956 | { MSUBU_DSP, MSUBU_DSP, MSUBU_DSP_MM }, |
| 13957 | { MSUB_DSP, MSUB_DSP, MSUB_DSP_MM }, |
| 13958 | { MTHI_DSP, MTHI_DSP, MTHI_DSP_MM }, |
| 13959 | { MTHLIP, MTHLIP, MTHLIP_MM }, |
| 13960 | { MTLO_DSP, MTLO_DSP, MTLO_DSP_MM }, |
| 13961 | { MULEQ_S_W_PHL, MULEQ_S_W_PHL, MULEQ_S_W_PHL_MM }, |
| 13962 | { MULEQ_S_W_PHR, MULEQ_S_W_PHR, MULEQ_S_W_PHR_MM }, |
| 13963 | { MULEU_S_PH_QBL, MULEU_S_PH_QBL, MULEU_S_PH_QBL_MM }, |
| 13964 | { MULEU_S_PH_QBR, MULEU_S_PH_QBR, MULEU_S_PH_QBR_MM }, |
| 13965 | { MULQ_RS_PH, MULQ_RS_PH, MULQ_RS_PH_MM }, |
| 13966 | { MULQ_RS_W, MULQ_RS_W, MULQ_RS_W_MMR2 }, |
| 13967 | { MULQ_S_PH, MULQ_S_PH, MULQ_S_PH_MMR2 }, |
| 13968 | { MULQ_S_W, MULQ_S_W, MULQ_S_W_MMR2 }, |
| 13969 | { MULSAQ_S_W_PH, MULSAQ_S_W_PH, MULSAQ_S_W_PH_MM }, |
| 13970 | { MULSA_W_PH, MULSA_W_PH, MULSA_W_PH_MMR2 }, |
| 13971 | { MULTU_DSP, MULTU_DSP, MULTU_DSP_MM }, |
| 13972 | { MULT_DSP, MULT_DSP, MULT_DSP_MM }, |
| 13973 | { MUL_PH, MUL_PH, MUL_PH_MMR2 }, |
| 13974 | { MUL_S_PH, MUL_S_PH, MUL_S_PH_MMR2 }, |
| 13975 | { PACKRL_PH, PACKRL_PH, PACKRL_PH_MM }, |
| 13976 | { PICK_PH, PICK_PH, PICK_PH_MM }, |
| 13977 | { PICK_QB, PICK_QB, PICK_QB_MM }, |
| 13978 | { PRECEQU_PH_QBL, PRECEQU_PH_QBL, PRECEQU_PH_QBL_MM }, |
| 13979 | { PRECEQU_PH_QBLA, PRECEQU_PH_QBLA, PRECEQU_PH_QBLA_MM }, |
| 13980 | { PRECEQU_PH_QBR, PRECEQU_PH_QBR, PRECEQU_PH_QBR_MM }, |
| 13981 | { PRECEQU_PH_QBRA, PRECEQU_PH_QBRA, PRECEQU_PH_QBRA_MM }, |
| 13982 | { PRECEQ_W_PHL, PRECEQ_W_PHL, PRECEQ_W_PHL_MM }, |
| 13983 | { PRECEQ_W_PHR, PRECEQ_W_PHR, PRECEQ_W_PHR_MM }, |
| 13984 | { PRECEU_PH_QBL, PRECEU_PH_QBL, PRECEU_PH_QBL_MM }, |
| 13985 | { PRECEU_PH_QBLA, PRECEU_PH_QBLA, PRECEU_PH_QBLA_MM }, |
| 13986 | { PRECEU_PH_QBR, PRECEU_PH_QBR, PRECEU_PH_QBR_MM }, |
| 13987 | { PRECEU_PH_QBRA, PRECEU_PH_QBRA, PRECEU_PH_QBRA_MM }, |
| 13988 | { PRECRQU_S_QB_PH, PRECRQU_S_QB_PH, PRECRQU_S_QB_PH_MM }, |
| 13989 | { PRECRQ_PH_W, PRECRQ_PH_W, PRECRQ_PH_W_MM }, |
| 13990 | { PRECRQ_QB_PH, PRECRQ_QB_PH, PRECRQ_QB_PH_MM }, |
| 13991 | { PRECRQ_RS_PH_W, PRECRQ_RS_PH_W, PRECRQ_RS_PH_W_MM }, |
| 13992 | { PRECR_QB_PH, PRECR_QB_PH, PRECR_QB_PH_MMR2 }, |
| 13993 | { PRECR_SRA_PH_W, PRECR_SRA_PH_W, PRECR_SRA_PH_W_MMR2 }, |
| 13994 | { PRECR_SRA_R_PH_W, PRECR_SRA_R_PH_W, PRECR_SRA_R_PH_W_MMR2 }, |
| 13995 | { PREPEND, PREPEND, PREPEND_MMR2 }, |
| 13996 | { RADDU_W_QB, RADDU_W_QB, RADDU_W_QB_MM }, |
| 13997 | { RDDSP, RDDSP, RDDSP_MM }, |
| 13998 | { REPLV_PH, REPLV_PH, REPLV_PH_MM }, |
| 13999 | { REPLV_QB, REPLV_QB, REPLV_QB_MM }, |
| 14000 | { REPL_PH, REPL_PH, REPL_PH_MM }, |
| 14001 | { REPL_QB, REPL_QB, REPL_QB_MM }, |
| 14002 | { SHILO, SHILO, SHILO_MM }, |
| 14003 | { SHILOV, SHILOV, SHILOV_MM }, |
| 14004 | { SHLLV_PH, SHLLV_PH, SHLLV_PH_MM }, |
| 14005 | { SHLLV_QB, SHLLV_QB, SHLLV_QB_MM }, |
| 14006 | { SHLLV_S_PH, SHLLV_S_PH, SHLLV_S_PH_MM }, |
| 14007 | { SHLLV_S_W, SHLLV_S_W, SHLLV_S_W_MM }, |
| 14008 | { SHLL_PH, SHLL_PH, SHLL_PH_MM }, |
| 14009 | { SHLL_QB, SHLL_QB, SHLL_QB_MM }, |
| 14010 | { SHLL_S_PH, SHLL_S_PH, SHLL_S_PH_MM }, |
| 14011 | { SHLL_S_W, SHLL_S_W, SHLL_S_W_MM }, |
| 14012 | { SHRAV_PH, SHRAV_PH, SHRAV_PH_MM }, |
| 14013 | { SHRAV_QB, SHRAV_QB, SHRAV_QB_MMR2 }, |
| 14014 | { SHRAV_R_PH, SHRAV_R_PH, SHRAV_R_PH_MM }, |
| 14015 | { SHRAV_R_QB, SHRAV_R_QB, SHRAV_R_QB_MMR2 }, |
| 14016 | { SHRAV_R_W, SHRAV_R_W, SHRAV_R_W_MM }, |
| 14017 | { SHRA_PH, SHRA_PH, SHRA_PH_MM }, |
| 14018 | { SHRA_QB, SHRA_QB, SHRA_QB_MMR2 }, |
| 14019 | { SHRA_R_PH, SHRA_R_PH, SHRA_R_PH_MM }, |
| 14020 | { SHRA_R_QB, SHRA_R_QB, SHRA_R_QB_MMR2 }, |
| 14021 | { SHRA_R_W, SHRA_R_W, SHRA_R_W_MM }, |
| 14022 | { SHRLV_PH, SHRLV_PH, SHRLV_PH_MMR2 }, |
| 14023 | { SHRLV_QB, SHRLV_QB, SHRLV_QB_MM }, |
| 14024 | { SHRL_PH, SHRL_PH, SHRL_PH_MMR2 }, |
| 14025 | { SHRL_QB, SHRL_QB, SHRL_QB_MM }, |
| 14026 | { SUBQH_PH, SUBQH_PH, SUBQH_PH_MMR2 }, |
| 14027 | { SUBQH_R_PH, SUBQH_R_PH, SUBQH_R_PH_MMR2 }, |
| 14028 | { SUBQH_R_W, SUBQH_R_W, SUBQH_R_W_MMR2 }, |
| 14029 | { SUBQH_W, SUBQH_W, SUBQH_W_MMR2 }, |
| 14030 | { SUBQ_PH, SUBQ_PH, SUBQ_PH_MM }, |
| 14031 | { SUBQ_S_PH, SUBQ_S_PH, SUBQ_S_PH_MM }, |
| 14032 | { SUBQ_S_W, SUBQ_S_W, SUBQ_S_W_MM }, |
| 14033 | { SUBUH_QB, SUBUH_QB, SUBUH_QB_MMR2 }, |
| 14034 | { SUBUH_R_QB, SUBUH_R_QB, SUBUH_R_QB_MMR2 }, |
| 14035 | { SUBU_PH, SUBU_PH, SUBU_PH_MMR2 }, |
| 14036 | { SUBU_QB, SUBU_QB, SUBU_QB_MM }, |
| 14037 | { SUBU_S_PH, SUBU_S_PH, SUBU_S_PH_MMR2 }, |
| 14038 | { SUBU_S_QB, SUBU_S_QB, SUBU_S_QB_MM }, |
| 14039 | { SWDSP, SWDSP, SWDSP_MM }, |
| 14040 | }; // End of Table |
| 14041 | |
| 14042 | unsigned mid; |
| 14043 | unsigned start = 0; |
| 14044 | unsigned end = 160; |
| 14045 | while (start < end) { |
| 14046 | mid = start + (end - start) / 2; |
| 14047 | if (Opcode == Table[mid][0]) |
| 14048 | break; |
| 14049 | if (Opcode < Table[mid][0]) |
| 14050 | end = mid; |
| 14051 | else |
| 14052 | start = mid + 1; |
| 14053 | } |
| 14054 | if (start == end) |
| 14055 | return -1; // Instruction doesn't exist in this table. |
| 14056 | |
| 14057 | if (inArch == Arch_dsp) |
| 14058 | return Table[mid][1]; |
| 14059 | if (inArch == Arch_mmdsp) |
| 14060 | return Table[mid][2]; |
| 14061 | llvm_unreachable("Unrecognized column value!"); |
| 14062 | } |
| 14063 | |
| 14064 | // MipsR62MicroMipsR6 |
| 14065 | LLVM_READONLY |
| 14066 | int32_t MipsR62MicroMipsR6(uint32_t Opcode, enum Arch inArch) { |
| 14067 | using namespace Mips; |
| 14068 | static constexpr uint32_t Table[][3] = { |
| 14069 | { ADDIUPC, ADDIUPC, ADDIUPC_MMR6 }, |
| 14070 | { ALIGN, ALIGN, ALIGN_MMR6 }, |
| 14071 | { ALUIPC, ALUIPC, ALUIPC_MMR6 }, |
| 14072 | { AUI, AUI, AUI_MMR6 }, |
| 14073 | { AUIPC, AUIPC, AUIPC_MMR6 }, |
| 14074 | { BALC, BALC, BALC_MMR6 }, |
| 14075 | { BC, BC, BC_MMR6 }, |
| 14076 | { BEQC, BEQC, BEQC_MMR6 }, |
| 14077 | { BEQZALC, BEQZALC, BEQZALC_MMR6 }, |
| 14078 | { BEQZC, BEQZC, BEQZC_MMR6 }, |
| 14079 | { BGEC, BGEC, BGEC_MMR6 }, |
| 14080 | { BGEUC, BGEUC, BGEUC_MMR6 }, |
| 14081 | { BGEZALC, BGEZALC, BGEZALC_MMR6 }, |
| 14082 | { BGEZC, BGEZC, BGEZC_MMR6 }, |
| 14083 | { BGTZALC, BGTZALC, BGTZALC_MMR6 }, |
| 14084 | { BGTZC, BGTZC, BGTZC_MMR6 }, |
| 14085 | { BITSWAP, BITSWAP, BITSWAP_MMR6 }, |
| 14086 | { BLEZALC, BLEZALC, BLEZALC_MMR6 }, |
| 14087 | { BLEZC, BLEZC, BLEZC_MMR6 }, |
| 14088 | { BLTC, BLTC, BLTC_MMR6 }, |
| 14089 | { BLTUC, BLTUC, BLTUC_MMR6 }, |
| 14090 | { BLTZALC, BLTZALC, BLTZALC_MMR6 }, |
| 14091 | { BLTZC, BLTZC, BLTZC_MMR6 }, |
| 14092 | { BNEC, BNEC, BNEC_MMR6 }, |
| 14093 | { BNEZALC, BNEZALC, BNEZALC_MMR6 }, |
| 14094 | { BNEZC, BNEZC, BNEZC_MMR6 }, |
| 14095 | { BNVC, BNVC, BNVC_MMR6 }, |
| 14096 | { BOVC, BOVC, BOVC_MMR6 }, |
| 14097 | { CACHE_R6, CACHE_R6, CACHE_MMR6 }, |
| 14098 | { CLO_R6, CLO_R6, CLO_MMR6 }, |
| 14099 | { CLZ_R6, CLZ_R6, CLZ_MMR6 }, |
| 14100 | { CMP_EQ_D, CMP_EQ_D, CMP_EQ_D_MMR6 }, |
| 14101 | { CMP_EQ_S, CMP_EQ_S, CMP_EQ_S_MMR6 }, |
| 14102 | { CMP_F_D, CMP_F_D, CMP_AF_D_MMR6 }, |
| 14103 | { CMP_F_S, CMP_F_S, CMP_AF_S_MMR6 }, |
| 14104 | { CMP_LE_D, CMP_LE_D, CMP_LE_D_MMR6 }, |
| 14105 | { CMP_LE_S, CMP_LE_S, CMP_LE_S_MMR6 }, |
| 14106 | { CMP_LT_D, CMP_LT_D, CMP_LT_D_MMR6 }, |
| 14107 | { CMP_LT_S, CMP_LT_S, CMP_LT_S_MMR6 }, |
| 14108 | { CMP_SAF_D, CMP_SAF_D, CMP_SAF_D_MMR6 }, |
| 14109 | { CMP_SAF_S, CMP_SAF_S, CMP_SAF_S_MMR6 }, |
| 14110 | { CMP_SEQ_D, CMP_SEQ_D, CMP_SEQ_D_MMR6 }, |
| 14111 | { CMP_SEQ_S, CMP_SEQ_S, CMP_SEQ_S_MMR6 }, |
| 14112 | { CMP_SLE_D, CMP_SLE_D, CMP_SLE_D_MMR6 }, |
| 14113 | { CMP_SLE_S, CMP_SLE_S, CMP_SLE_S_MMR6 }, |
| 14114 | { CMP_SLT_D, CMP_SLT_D, CMP_SLT_D_MMR6 }, |
| 14115 | { CMP_SLT_S, CMP_SLT_S, CMP_SLT_S_MMR6 }, |
| 14116 | { CMP_SUEQ_D, CMP_SUEQ_D, CMP_SUEQ_D_MMR6 }, |
| 14117 | { CMP_SUEQ_S, CMP_SUEQ_S, CMP_SUEQ_S_MMR6 }, |
| 14118 | { CMP_SULE_D, CMP_SULE_D, CMP_SULE_D_MMR6 }, |
| 14119 | { CMP_SULE_S, CMP_SULE_S, CMP_SULE_S_MMR6 }, |
| 14120 | { CMP_SULT_D, CMP_SULT_D, CMP_SULT_D_MMR6 }, |
| 14121 | { CMP_SULT_S, CMP_SULT_S, CMP_SULT_S_MMR6 }, |
| 14122 | { CMP_SUN_D, CMP_SUN_D, CMP_SUN_D_MMR6 }, |
| 14123 | { CMP_SUN_S, CMP_SUN_S, CMP_SUN_S_MMR6 }, |
| 14124 | { CMP_UEQ_D, CMP_UEQ_D, CMP_UEQ_D_MMR6 }, |
| 14125 | { CMP_UEQ_S, CMP_UEQ_S, CMP_UEQ_S_MMR6 }, |
| 14126 | { CMP_ULE_D, CMP_ULE_D, CMP_ULE_D_MMR6 }, |
| 14127 | { CMP_ULE_S, CMP_ULE_S, CMP_ULE_S_MMR6 }, |
| 14128 | { CMP_ULT_D, CMP_ULT_D, CMP_ULT_D_MMR6 }, |
| 14129 | { CMP_ULT_S, CMP_ULT_S, CMP_ULT_S_MMR6 }, |
| 14130 | { CMP_UN_D, CMP_UN_D, CMP_UN_D_MMR6 }, |
| 14131 | { CMP_UN_S, CMP_UN_S, CMP_UN_S_MMR6 }, |
| 14132 | { CRC32B, CRC32B, INSTRUCTION_LIST_END }, |
| 14133 | { CRC32CB, CRC32CB, INSTRUCTION_LIST_END }, |
| 14134 | { CRC32CD, CRC32CD, INSTRUCTION_LIST_END }, |
| 14135 | { CRC32CH, CRC32CH, INSTRUCTION_LIST_END }, |
| 14136 | { CRC32CW, CRC32CW, INSTRUCTION_LIST_END }, |
| 14137 | { CRC32D, CRC32D, INSTRUCTION_LIST_END }, |
| 14138 | { CRC32H, CRC32H, INSTRUCTION_LIST_END }, |
| 14139 | { CRC32W, CRC32W, INSTRUCTION_LIST_END }, |
| 14140 | { DIV, DIV, DIV_MMR6 }, |
| 14141 | { DIVU, DIVU, DIVU_MMR6 }, |
| 14142 | { DVP, DVP, DVP_MMR6 }, |
| 14143 | { EVP, EVP, EVP_MMR6 }, |
| 14144 | { GINVI, GINVI, GINVI_MMR6 }, |
| 14145 | { GINVT, GINVT, GINVT_MMR6 }, |
| 14146 | { JIALC, JIALC, JIALC_MMR6 }, |
| 14147 | { JIC, JIC, JIC_MMR6 }, |
| 14148 | { LSA_R6, LSA_R6, LSA_MMR6 }, |
| 14149 | { LWPC, LWPC, LWPC_MMR6 }, |
| 14150 | { MOD, MOD, MOD_MMR6 }, |
| 14151 | { MODU, MODU, MODU_MMR6 }, |
| 14152 | { MUH, MUH, MUH_MMR6 }, |
| 14153 | { MUHU, MUHU, MUHU_MMR6 }, |
| 14154 | { MULU, MULU, MULU_MMR6 }, |
| 14155 | { MUL_R6, MUL_R6, MUL_MMR6 }, |
| 14156 | { PREF_R6, PREF_R6, PREF_MMR6 }, |
| 14157 | { SELEQZ, SELEQZ, SELEQZ_MMR6 }, |
| 14158 | { SELEQZ_D, SELEQZ_D, SELEQZ_D_MMR6 }, |
| 14159 | { SELEQZ_S, SELEQZ_S, SELEQZ_S_MMR6 }, |
| 14160 | { SELNEZ, SELNEZ, SELNEZ_MMR6 }, |
| 14161 | { SELNEZ_D, SELNEZ_D, SELNEZ_D_MMR6 }, |
| 14162 | { SELNEZ_S, SELNEZ_S, SELNEZ_S_MMR6 }, |
| 14163 | { SEL_D, SEL_D, SEL_D_MMR6 }, |
| 14164 | { SEL_S, SEL_S, SEL_S_MMR6 }, |
| 14165 | }; // End of Table |
| 14166 | |
| 14167 | unsigned mid; |
| 14168 | unsigned start = 0; |
| 14169 | unsigned end = 96; |
| 14170 | while (start < end) { |
| 14171 | mid = start + (end - start) / 2; |
| 14172 | if (Opcode == Table[mid][0]) |
| 14173 | break; |
| 14174 | if (Opcode < Table[mid][0]) |
| 14175 | end = mid; |
| 14176 | else |
| 14177 | start = mid + 1; |
| 14178 | } |
| 14179 | if (start == end) |
| 14180 | return -1; // Instruction doesn't exist in this table. |
| 14181 | |
| 14182 | if (inArch == Arch_mipsr6) |
| 14183 | return Table[mid][1]; |
| 14184 | if (inArch == Arch_micromipsr6) |
| 14185 | return Table[mid][2]; |
| 14186 | llvm_unreachable("Unrecognized column value!"); |
| 14187 | } |
| 14188 | |
| 14189 | // Std2MicroMips |
| 14190 | LLVM_READONLY |
| 14191 | int32_t Std2MicroMips(uint32_t Opcode, enum Arch inArch) { |
| 14192 | using namespace Mips; |
| 14193 | static constexpr uint32_t Table[][3] = { |
| 14194 | { ADD, ADD, ADD_MM }, |
| 14195 | { ADDi, ADDi, ADDi_MM }, |
| 14196 | { ADDiu, ADDiu, ADDiu_MM }, |
| 14197 | { ADDu, ADDu, ADDu_MM }, |
| 14198 | { AND, AND, AND_MM }, |
| 14199 | { ANDi, ANDi, ANDi_MM }, |
| 14200 | { BC1F, BC1F, BC1F_MM }, |
| 14201 | { BC1FL, BC1FL, INSTRUCTION_LIST_END }, |
| 14202 | { BC1T, BC1T, BC1T_MM }, |
| 14203 | { BC1TL, BC1TL, INSTRUCTION_LIST_END }, |
| 14204 | { BEQ, BEQ, BEQ_MM }, |
| 14205 | { BEQL, BEQL, INSTRUCTION_LIST_END }, |
| 14206 | { BGEZ, BGEZ, BGEZ_MM }, |
| 14207 | { BGEZAL, BGEZAL, BGEZAL_MM }, |
| 14208 | { BGEZALL, BGEZALL, INSTRUCTION_LIST_END }, |
| 14209 | { BGEZL, BGEZL, INSTRUCTION_LIST_END }, |
| 14210 | { BGTZ, BGTZ, BGTZ_MM }, |
| 14211 | { BGTZL, BGTZL, INSTRUCTION_LIST_END }, |
| 14212 | { BLEZ, BLEZ, BLEZ_MM }, |
| 14213 | { BLEZL, BLEZL, INSTRUCTION_LIST_END }, |
| 14214 | { BLTZ, BLTZ, BLTZ_MM }, |
| 14215 | { BLTZAL, BLTZAL, BLTZAL_MM }, |
| 14216 | { BLTZALL, BLTZALL, INSTRUCTION_LIST_END }, |
| 14217 | { BLTZL, BLTZL, INSTRUCTION_LIST_END }, |
| 14218 | { BNE, BNE, BNE_MM }, |
| 14219 | { BNEL, BNEL, INSTRUCTION_LIST_END }, |
| 14220 | { BREAK, BREAK, BREAK_MM }, |
| 14221 | { CACHE, CACHE, CACHE_MM }, |
| 14222 | { CACHEE, CACHEE, CACHEE_MM }, |
| 14223 | { CEIL_W_D32, CEIL_W_D32, CEIL_W_MM }, |
| 14224 | { CEIL_W_S, CEIL_W_S, CEIL_W_S_MM }, |
| 14225 | { CFC1, CFC1, CFC1_MM }, |
| 14226 | { CLO, CLO, CLO_MM }, |
| 14227 | { CLZ, CLZ, CLZ_MM }, |
| 14228 | { CTC1, CTC1, CTC1_MM }, |
| 14229 | { CVT_D32_S, CVT_D32_S, CVT_D32_S_MM }, |
| 14230 | { CVT_D32_W, CVT_D32_W, CVT_D32_W_MM }, |
| 14231 | { CVT_L_D64, CVT_L_D64, CVT_L_D64_MM }, |
| 14232 | { CVT_L_S, CVT_L_S, CVT_L_S_MM }, |
| 14233 | { CVT_S_D32, CVT_S_D32, CVT_S_D32_MM }, |
| 14234 | { CVT_S_W, CVT_S_W, CVT_S_W_MM }, |
| 14235 | { CVT_W_D32, CVT_W_D32, CVT_W_D32_MM }, |
| 14236 | { CVT_W_S, CVT_W_S, CVT_W_S_MM }, |
| 14237 | { C_EQ_D32, C_EQ_D32, C_EQ_D32_MM }, |
| 14238 | { C_EQ_D64, C_EQ_D64, C_EQ_D64_MM }, |
| 14239 | { C_EQ_S, C_EQ_S, C_EQ_S_MM }, |
| 14240 | { C_F_D32, C_F_D32, C_F_D32_MM }, |
| 14241 | { C_F_D64, C_F_D64, C_F_D64_MM }, |
| 14242 | { C_F_S, C_F_S, C_F_S_MM }, |
| 14243 | { C_LE_D32, C_LE_D32, C_LE_D32_MM }, |
| 14244 | { C_LE_D64, C_LE_D64, C_LE_D64_MM }, |
| 14245 | { C_LE_S, C_LE_S, C_LE_S_MM }, |
| 14246 | { C_LT_D32, C_LT_D32, C_LT_D32_MM }, |
| 14247 | { C_LT_D64, C_LT_D64, C_LT_D64_MM }, |
| 14248 | { C_LT_S, C_LT_S, C_LT_S_MM }, |
| 14249 | { C_NGE_D32, C_NGE_D32, C_NGE_D32_MM }, |
| 14250 | { C_NGE_D64, C_NGE_D64, C_NGE_D64_MM }, |
| 14251 | { C_NGE_S, C_NGE_S, C_NGE_S_MM }, |
| 14252 | { C_NGLE_D32, C_NGLE_D32, C_NGLE_D32_MM }, |
| 14253 | { C_NGLE_D64, C_NGLE_D64, C_NGLE_D64_MM }, |
| 14254 | { C_NGLE_S, C_NGLE_S, C_NGLE_S_MM }, |
| 14255 | { C_NGL_D32, C_NGL_D32, C_NGL_D32_MM }, |
| 14256 | { C_NGL_D64, C_NGL_D64, C_NGL_D64_MM }, |
| 14257 | { C_NGL_S, C_NGL_S, C_NGL_S_MM }, |
| 14258 | { C_NGT_D32, C_NGT_D32, C_NGT_D32_MM }, |
| 14259 | { C_NGT_D64, C_NGT_D64, C_NGT_D64_MM }, |
| 14260 | { C_NGT_S, C_NGT_S, C_NGT_S_MM }, |
| 14261 | { C_OLE_D32, C_OLE_D32, C_OLE_D32_MM }, |
| 14262 | { C_OLE_D64, C_OLE_D64, C_OLE_D64_MM }, |
| 14263 | { C_OLE_S, C_OLE_S, C_OLE_S_MM }, |
| 14264 | { C_OLT_D32, C_OLT_D32, C_OLT_D32_MM }, |
| 14265 | { C_OLT_D64, C_OLT_D64, C_OLT_D64_MM }, |
| 14266 | { C_OLT_S, C_OLT_S, C_OLT_S_MM }, |
| 14267 | { C_SEQ_D32, C_SEQ_D32, C_SEQ_D32_MM }, |
| 14268 | { C_SEQ_D64, C_SEQ_D64, C_SEQ_D64_MM }, |
| 14269 | { C_SEQ_S, C_SEQ_S, C_SEQ_S_MM }, |
| 14270 | { C_SF_D32, C_SF_D32, C_SF_D32_MM }, |
| 14271 | { C_SF_D64, C_SF_D64, C_SF_D64_MM }, |
| 14272 | { C_SF_S, C_SF_S, C_SF_S_MM }, |
| 14273 | { C_UEQ_D32, C_UEQ_D32, C_UEQ_D32_MM }, |
| 14274 | { C_UEQ_D64, C_UEQ_D64, C_UEQ_D64_MM }, |
| 14275 | { C_UEQ_S, C_UEQ_S, C_UEQ_S_MM }, |
| 14276 | { C_ULE_D32, C_ULE_D32, C_ULE_D32_MM }, |
| 14277 | { C_ULE_D64, C_ULE_D64, C_ULE_D64_MM }, |
| 14278 | { C_ULE_S, C_ULE_S, C_ULE_S_MM }, |
| 14279 | { C_ULT_D32, C_ULT_D32, C_ULT_D32_MM }, |
| 14280 | { C_ULT_D64, C_ULT_D64, C_ULT_D64_MM }, |
| 14281 | { C_ULT_S, C_ULT_S, C_ULT_S_MM }, |
| 14282 | { C_UN_D32, C_UN_D32, C_UN_D32_MM }, |
| 14283 | { C_UN_D64, C_UN_D64, C_UN_D64_MM }, |
| 14284 | { C_UN_S, C_UN_S, C_UN_S_MM }, |
| 14285 | { DERET, DERET, DERET_MM }, |
| 14286 | { DI, DI, DI_MM }, |
| 14287 | { EHB, EHB, EHB_MM }, |
| 14288 | { EI, EI, EI_MM }, |
| 14289 | { ERET, ERET, ERET_MM }, |
| 14290 | { ERETNC, ERETNC, INSTRUCTION_LIST_END }, |
| 14291 | { EXT, EXT, EXT_MM }, |
| 14292 | { FABS_D32, FABS_D32, FABS_D32_MM }, |
| 14293 | { FABS_S, FABS_S, FABS_S_MM }, |
| 14294 | { FADD_D32, FADD_D32, FADD_D32_MM }, |
| 14295 | { FADD_S, FADD_S, FADD_S_MM }, |
| 14296 | { FCMP_D32, FCMP_D32, FCMP_D32_MM }, |
| 14297 | { FCMP_S32, FCMP_S32, FCMP_S32_MM }, |
| 14298 | { FDIV_D32, FDIV_D32, FDIV_D32_MM }, |
| 14299 | { FDIV_S, FDIV_S, FDIV_S_MM }, |
| 14300 | { FLOOR_W_D32, FLOOR_W_D32, FLOOR_W_MM }, |
| 14301 | { FLOOR_W_S, FLOOR_W_S, FLOOR_W_S_MM }, |
| 14302 | { FMOV_D32, FMOV_D32, FMOV_D32_MM }, |
| 14303 | { FMOV_S, FMOV_S, FMOV_S_MM }, |
| 14304 | { FMUL_D32, FMUL_D32, FMUL_D32_MM }, |
| 14305 | { FMUL_S, FMUL_S, FMUL_S_MM }, |
| 14306 | { FNEG_D32, FNEG_D32, FNEG_D32_MM }, |
| 14307 | { FNEG_S, FNEG_S, FNEG_S_MM }, |
| 14308 | { FSQRT_D32, FSQRT_D32, FSQRT_D32_MM }, |
| 14309 | { FSQRT_S, FSQRT_S, FSQRT_S_MM }, |
| 14310 | { FSUB_D32, FSUB_D32, FSUB_D32_MM }, |
| 14311 | { FSUB_S, FSUB_S, FSUB_S_MM }, |
| 14312 | { HYPCALL, HYPCALL, HYPCALL_MM }, |
| 14313 | { INS, INS, INS_MM }, |
| 14314 | { J, J, J_MM }, |
| 14315 | { JAL, JAL, JAL_MM }, |
| 14316 | { JALX, JALX, JALX_MM }, |
| 14317 | { JR, JR, JR_MM }, |
| 14318 | { LB, LB, LB_MM }, |
| 14319 | { LBE, LBE, LBE_MM }, |
| 14320 | { LBu, LBu, LBu_MM }, |
| 14321 | { LBuE, LBuE, LBuE_MM }, |
| 14322 | { LDC1, LDC1, LDC1_MM_D32 }, |
| 14323 | { LEA_ADDiu, LEA_ADDiu, LEA_ADDiu_MM }, |
| 14324 | { LH, LH, LH_MM }, |
| 14325 | { LHE, LHE, LHE_MM }, |
| 14326 | { LHu, LHu, LHu_MM }, |
| 14327 | { LHuE, LHuE, LHuE_MM }, |
| 14328 | { LLE, LLE, LLE_MM }, |
| 14329 | { LUXC1, LUXC1, LUXC1_MM }, |
| 14330 | { LUi, LUi, LUi_MM }, |
| 14331 | { LW, LW, LW_MM }, |
| 14332 | { LWC1, LWC1, LWC1_MM }, |
| 14333 | { LWE, LWE, LWE_MM }, |
| 14334 | { LWL, LWL, LWL_MM }, |
| 14335 | { LWLE, LWLE, LWLE_MM }, |
| 14336 | { LWR, LWR, LWR_MM }, |
| 14337 | { LWRE, LWRE, LWRE_MM }, |
| 14338 | { LWXC1, LWXC1, LWXC1_MM }, |
| 14339 | { LWu, LWu, LWU_MM }, |
| 14340 | { MADD, MADD, MADD_MM }, |
| 14341 | { MADDU, MADDU, MADDU_MM }, |
| 14342 | { MADD_D32, MADD_D32, MADD_D32_MM }, |
| 14343 | { MADD_S, MADD_S, MADD_S_MM }, |
| 14344 | { MFC1, MFC1, MFC1_MM }, |
| 14345 | { MFGC0, MFGC0, MFGC0_MM }, |
| 14346 | { MFHC1_D32, MFHC1_D32, MFHC1_D32_MM }, |
| 14347 | { MFHGC0, MFHGC0, MFHGC0_MM }, |
| 14348 | { MFHI, MFHI, MFHI_MM }, |
| 14349 | { MFLO, MFLO, MFLO_MM }, |
| 14350 | { MOVF_D32, MOVF_D32, MOVF_D32_MM }, |
| 14351 | { MOVF_I, MOVF_I, MOVF_I_MM }, |
| 14352 | { MOVF_S, MOVF_S, MOVF_S_MM }, |
| 14353 | { MOVN_I_D32, MOVN_I_D32, MOVN_I_D32_MM }, |
| 14354 | { MOVN_I_I, MOVN_I_I, MOVN_I_MM }, |
| 14355 | { MOVN_I_S, MOVN_I_S, MOVN_I_S_MM }, |
| 14356 | { MOVT_D32, MOVT_D32, MOVT_D32_MM }, |
| 14357 | { MOVT_I, MOVT_I, MOVT_I_MM }, |
| 14358 | { MOVT_S, MOVT_S, MOVT_S_MM }, |
| 14359 | { MOVZ_I_D32, MOVZ_I_D32, MOVZ_I_D32_MM }, |
| 14360 | { MOVZ_I_I, MOVZ_I_I, MOVZ_I_MM }, |
| 14361 | { MOVZ_I_S, MOVZ_I_S, MOVZ_I_S_MM }, |
| 14362 | { MSUB, MSUB, MSUB_MM }, |
| 14363 | { MSUBU, MSUBU, MSUBU_MM }, |
| 14364 | { MSUB_D32, MSUB_D32, MSUB_D32_MM }, |
| 14365 | { MSUB_S, MSUB_S, MSUB_S_MM }, |
| 14366 | { MTC1, MTC1, MTC1_MM }, |
| 14367 | { MTGC0, MTGC0, MTGC0_MM }, |
| 14368 | { MTHC1_D32, MTHC1_D32, MTHC1_D32_MM }, |
| 14369 | { MTHGC0, MTHGC0, MTHGC0_MM }, |
| 14370 | { MTHI, MTHI, MTHI_MM }, |
| 14371 | { MTLO, MTLO, MTLO_MM }, |
| 14372 | { MUL, MUL, MUL_MM }, |
| 14373 | { MULT, MULT, MULT_MM }, |
| 14374 | { MULTu, MULTu, MULTu_MM }, |
| 14375 | { NMADD_D32, NMADD_D32, NMADD_D32_MM }, |
| 14376 | { NMADD_S, NMADD_S, NMADD_S_MM }, |
| 14377 | { NMSUB_D32, NMSUB_D32, NMSUB_D32_MM }, |
| 14378 | { NMSUB_S, NMSUB_S, NMSUB_S_MM }, |
| 14379 | { NOR, NOR, NOR_MM }, |
| 14380 | { OR, OR, OR_MM }, |
| 14381 | { ORi, ORi, ORi_MM }, |
| 14382 | { PAUSE, PAUSE, PAUSE_MM }, |
| 14383 | { PREF, PREF, PREF_MM }, |
| 14384 | { PREFE, PREFE, PREFE_MM }, |
| 14385 | { RDHWR, RDHWR, RDHWR_MM }, |
| 14386 | { RECIP_D32, RECIP_D32, RECIP_D32_MM }, |
| 14387 | { RECIP_D64, RECIP_D64, RECIP_D64_MM }, |
| 14388 | { RECIP_S, RECIP_S, RECIP_S_MM }, |
| 14389 | { ROTR, ROTR, ROTR_MM }, |
| 14390 | { ROTRV, ROTRV, ROTRV_MM }, |
| 14391 | { ROUND_W_D32, ROUND_W_D32, ROUND_W_MM }, |
| 14392 | { ROUND_W_S, ROUND_W_S, ROUND_W_S_MM }, |
| 14393 | { RSQRT_D32, RSQRT_D32, RSQRT_D32_MM }, |
| 14394 | { RSQRT_D64, RSQRT_D64, RSQRT_D64_MM }, |
| 14395 | { RSQRT_S, RSQRT_S, RSQRT_S_MM }, |
| 14396 | { SB, SB, SB_MM }, |
| 14397 | { SBE, SBE, SBE_MM }, |
| 14398 | { SCE, SCE, SCE_MM }, |
| 14399 | { SDBBP, SDBBP, SDBBP_MM }, |
| 14400 | { SDC1, SDC1, INSTRUCTION_LIST_END }, |
| 14401 | { SDIV, SDIV, SDIV_MM }, |
| 14402 | { SEB, SEB, SEB_MM }, |
| 14403 | { SEH, SEH, SEH_MM }, |
| 14404 | { SH, SH, SH_MM }, |
| 14405 | { SHE, SHE, SHE_MM }, |
| 14406 | { SLL, SLL, SLL_MM }, |
| 14407 | { SLLV, SLLV, SLLV_MM }, |
| 14408 | { SLT, SLT, SLT_MM }, |
| 14409 | { SLTi, SLTi, SLTi_MM }, |
| 14410 | { SLTiu, SLTiu, SLTiu_MM }, |
| 14411 | { SLTu, SLTu, SLTu_MM }, |
| 14412 | { SRA, SRA, SRA_MM }, |
| 14413 | { SRAV, SRAV, SRAV_MM }, |
| 14414 | { SRL, SRL, SRL_MM }, |
| 14415 | { SRLV, SRLV, SRLV_MM }, |
| 14416 | { SSNOP, SSNOP, SSNOP_MM }, |
| 14417 | { SUB, SUB, SUB_MM }, |
| 14418 | { SUBu, SUBu, SUBu_MM }, |
| 14419 | { SUXC1, SUXC1, SUXC1_MM }, |
| 14420 | { SW, SW, SW_MM }, |
| 14421 | { SWC1, SWC1, SWC1_MM }, |
| 14422 | { SWE, SWE, SWE_MM }, |
| 14423 | { SWL, SWL, SWL_MM }, |
| 14424 | { SWLE, SWLE, SWLE_MM }, |
| 14425 | { SWR, SWR, SWR_MM }, |
| 14426 | { SWRE, SWRE, SWRE_MM }, |
| 14427 | { SWXC1, SWXC1, SWXC1_MM }, |
| 14428 | { SYNC, SYNC, SYNC_MM }, |
| 14429 | { SYNCI, SYNCI, SYNCI_MM }, |
| 14430 | { SYSCALL, SYSCALL, SYSCALL_MM }, |
| 14431 | { TEQ, TEQ, TEQ_MM }, |
| 14432 | { TEQI, TEQI, TEQI_MM }, |
| 14433 | { TGE, TGE, TGE_MM }, |
| 14434 | { TGEI, TGEI, TGEI_MM }, |
| 14435 | { TGEIU, TGEIU, TGEIU_MM }, |
| 14436 | { TGEU, TGEU, TGEU_MM }, |
| 14437 | { TLBGINV, TLBGINV, TLBGINV_MM }, |
| 14438 | { TLBGINVF, TLBGINVF, TLBGINVF_MM }, |
| 14439 | { TLBGP, TLBGP, TLBGP_MM }, |
| 14440 | { TLBGR, TLBGR, TLBGR_MM }, |
| 14441 | { TLBGWI, TLBGWI, TLBGWI_MM }, |
| 14442 | { TLBGWR, TLBGWR, TLBGWR_MM }, |
| 14443 | { TLBP, TLBP, TLBP_MM }, |
| 14444 | { TLBR, TLBR, TLBR_MM }, |
| 14445 | { TLBWI, TLBWI, TLBWI_MM }, |
| 14446 | { TLBWR, TLBWR, TLBWR_MM }, |
| 14447 | { TLT, TLT, TLT_MM }, |
| 14448 | { TLTI, TLTI, TLTI_MM }, |
| 14449 | { TLTU, TLTU, TLTU_MM }, |
| 14450 | { TNE, TNE, TNE_MM }, |
| 14451 | { TNEI, TNEI, TNEI_MM }, |
| 14452 | { TRUNC_W_D32, TRUNC_W_D32, TRUNC_W_MM }, |
| 14453 | { TRUNC_W_S, TRUNC_W_S, TRUNC_W_S_MM }, |
| 14454 | { TTLTIU, TTLTIU, TLTIU_MM }, |
| 14455 | { UDIV, UDIV, UDIV_MM }, |
| 14456 | { WAIT, WAIT, WAIT_MM }, |
| 14457 | { WSBH, WSBH, WSBH_MM }, |
| 14458 | { XOR, XOR, XOR_MM }, |
| 14459 | { XORi, XORi, XORi_MM }, |
| 14460 | }; // End of Table |
| 14461 | |
| 14462 | unsigned mid; |
| 14463 | unsigned start = 0; |
| 14464 | unsigned end = 266; |
| 14465 | while (start < end) { |
| 14466 | mid = start + (end - start) / 2; |
| 14467 | if (Opcode == Table[mid][0]) |
| 14468 | break; |
| 14469 | if (Opcode < Table[mid][0]) |
| 14470 | end = mid; |
| 14471 | else |
| 14472 | start = mid + 1; |
| 14473 | } |
| 14474 | if (start == end) |
| 14475 | return -1; // Instruction doesn't exist in this table. |
| 14476 | |
| 14477 | if (inArch == Arch_se) |
| 14478 | return Table[mid][1]; |
| 14479 | if (inArch == Arch_micromips) |
| 14480 | return Table[mid][2]; |
| 14481 | llvm_unreachable("Unrecognized column value!"); |
| 14482 | } |
| 14483 | |
| 14484 | // Std2MicroMipsR6 |
| 14485 | LLVM_READONLY |
| 14486 | int32_t Std2MicroMipsR6(uint32_t Opcode, enum Arch inArch) { |
| 14487 | using namespace Mips; |
| 14488 | static constexpr uint32_t Table[][3] = { |
| 14489 | { ADD, ADD, ADD_MMR6 }, |
| 14490 | { ADDiu, ADDiu, ADDIU_MMR6 }, |
| 14491 | { ADDu, ADDu, ADDU_MMR6 }, |
| 14492 | { AND, AND, AND_MMR6 }, |
| 14493 | { ANDi, ANDi, ANDI_MMR6 }, |
| 14494 | { BREAK, BREAK, BREAK_MMR6 }, |
| 14495 | { CEIL_W_D64, CEIL_W_D64, CEIL_W_D_MMR6 }, |
| 14496 | { CEIL_W_S, CEIL_W_S, CEIL_W_S_MMR6 }, |
| 14497 | { CVT_W_D64, CVT_W_D64, INSTRUCTION_LIST_END }, |
| 14498 | { DI, DI, DI_MMR6 }, |
| 14499 | { EI, EI, EI_MMR6 }, |
| 14500 | { EXT, EXT, EXT_MMR6 }, |
| 14501 | { FABS_D64, FABS_D64, INSTRUCTION_LIST_END }, |
| 14502 | { FLOOR_W_D64, FLOOR_W_D64, FLOOR_W_D_MMR6 }, |
| 14503 | { FLOOR_W_S, FLOOR_W_S, FLOOR_W_S_MMR6 }, |
| 14504 | { FMOV_D64, FMOV_D64, FMOV_D_MMR6 }, |
| 14505 | { FNEG_D64, FNEG_D64, INSTRUCTION_LIST_END }, |
| 14506 | { FSQRT_D64, FSQRT_D64, INSTRUCTION_LIST_END }, |
| 14507 | { FSQRT_S, FSQRT_S, INSTRUCTION_LIST_END }, |
| 14508 | { INS, INS, INS_MMR6 }, |
| 14509 | { LDC1, LDC1, INSTRUCTION_LIST_END }, |
| 14510 | { LDC164, LDC164, LDC1_D64_MMR6 }, |
| 14511 | { LDC2, LDC2, LDC2_MMR6 }, |
| 14512 | { LW, LW, LW_MMR6 }, |
| 14513 | { LWC2, LWC2, LWC2_MMR6 }, |
| 14514 | { MFC1, MFC1, MFC1_MMR6 }, |
| 14515 | { MTC1, MTC1, MTC1_MMR6 }, |
| 14516 | { MTHC1_D32, MTHC1_D32, INSTRUCTION_LIST_END }, |
| 14517 | { NOR, NOR, NOR_MMR6 }, |
| 14518 | { OR, OR, OR_MMR6 }, |
| 14519 | { ORi, ORi, ORI_MMR6 }, |
| 14520 | { PAUSE, PAUSE, PAUSE_MMR6 }, |
| 14521 | { ROUND_W_D64, ROUND_W_D64, ROUND_W_D_MMR6 }, |
| 14522 | { ROUND_W_S, ROUND_W_S, ROUND_W_S_MMR6 }, |
| 14523 | { SB, SB, SB_MMR6 }, |
| 14524 | { SDC164, SDC164, SDC1_D64_MMR6 }, |
| 14525 | { SDC2, SDC2, SDC2_MMR6 }, |
| 14526 | { SEB, SEB, INSTRUCTION_LIST_END }, |
| 14527 | { SEH, SEH, INSTRUCTION_LIST_END }, |
| 14528 | { SSNOP, SSNOP, SSNOP_MMR6 }, |
| 14529 | { SUB, SUB, SUB_MMR6 }, |
| 14530 | { SUBu, SUBu, SUBU_MMR6 }, |
| 14531 | { SW, SW, SW_MMR6 }, |
| 14532 | { SWC2, SWC2, SWC2_MMR6 }, |
| 14533 | { SYNC, SYNC, SYNC_MMR6 }, |
| 14534 | { SYNCI, SYNCI, SYNCI_MMR6 }, |
| 14535 | { TRUNC_W_D64, TRUNC_W_D64, TRUNC_W_D_MMR6 }, |
| 14536 | { TRUNC_W_S, TRUNC_W_S, TRUNC_W_S_MMR6 }, |
| 14537 | { WAIT, WAIT, WAIT_MMR6 }, |
| 14538 | { XOR, XOR, XOR_MMR6 }, |
| 14539 | { XORi, XORi, XORI_MMR6 }, |
| 14540 | }; // End of Table |
| 14541 | |
| 14542 | unsigned mid; |
| 14543 | unsigned start = 0; |
| 14544 | unsigned end = 51; |
| 14545 | while (start < end) { |
| 14546 | mid = start + (end - start) / 2; |
| 14547 | if (Opcode == Table[mid][0]) |
| 14548 | break; |
| 14549 | if (Opcode < Table[mid][0]) |
| 14550 | end = mid; |
| 14551 | else |
| 14552 | start = mid + 1; |
| 14553 | } |
| 14554 | if (start == end) |
| 14555 | return -1; // Instruction doesn't exist in this table. |
| 14556 | |
| 14557 | if (inArch == Arch_se) |
| 14558 | return Table[mid][1]; |
| 14559 | if (inArch == Arch_micromipsr6) |
| 14560 | return Table[mid][2]; |
| 14561 | llvm_unreachable("Unrecognized column value!"); |
| 14562 | } |
| 14563 | |
| 14564 | |
| 14565 | } // namespace llvm::Mips |
| 14566 | |
| 14567 | #endif // GET_INSTRMAP_INFO |
| 14568 | |
| 14569 |
Generated while processing llvm_projects/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
Generated on 2026-Jun-29 from project llvm_projects revision 33feb48f5
Powered by 
Code Browser 2.1
Generator usage only permitted with license.