| 1 | /*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ |
|---|---|
| 2 | |* *| |
| 3 | |* MC Register Information *| |
| 4 | |* *| |
| 5 | |* Automatically generated file, do not edit! *| |
| 6 | |* *| |
| 7 | \*===----------------------------------------------------------------------===*/ |
| 8 | |
| 9 | namespace llvm { |
| 10 | |
| 11 | extern const int16_t RISCVRegDiffLists[] = { |
| 12 | /* 0 */ -105, 0, |
| 13 | /* 2 */ -103, 0, |
| 14 | /* 4 */ -101, 0, |
| 15 | /* 6 */ -99, 0, |
| 16 | /* 8 */ -97, 0, |
| 17 | /* 10 */ -95, 0, |
| 18 | /* 12 */ 25, -106, -86, 0, |
| 19 | /* 16 */ 317, -1, -3, 49, 52, 43, -80, 121, 27, 26, 25, -148, 42, -86, 0, |
| 20 | /* 31 */ 321, 1, 1, 71, 52, 43, -80, 121, 27, 26, 25, -148, 42, -86, 0, |
| 21 | /* 46 */ -1, -3, 64, 51, 42, -86, 0, |
| 22 | /* 53 */ 1, 1, 86, 51, 42, -86, 0, |
| 23 | /* 60 */ -104, -85, 0, |
| 24 | /* 63 */ -102, -84, 0, |
| 25 | /* 66 */ -100, -83, 0, |
| 26 | /* 69 */ -98, -82, 0, |
| 27 | /* 72 */ -96, -81, 0, |
| 28 | /* 75 */ -530, 1, 1, 1, 1, 390, 52, 43, -125, 53, -52, 96, -43, -52, 0, |
| 29 | /* 90 */ -502, 1, 1, 1, 1, 359, 53, 44, -96, 53, -52, 96, -43, -52, 0, |
| 30 | /* 105 */ -88, -321, 1, 323, -322, 1, 391, 52, 43, -125, 53, -52, 0, |
| 31 | /* 118 */ -557, 1, 1, 1, 1, 1, 389, 52, 43, -125, 53, -52, 165, -69, 42, -85, 44, -96, 53, -52, 0, |
| 32 | /* 139 */ -530, 1, 1, 1, 1, 1, 358, 53, 44, -96, 53, -52, 137, -41, 42, -85, 44, -96, 53, -52, 0, |
| 33 | /* 160 */ -583, 1, 1, 1, 1, 1, 1, 388, 52, 43, -125, 53, -52, 165, 27, -96, 42, 28, -113, 44, 42, -138, 53, 44, -96, 53, -52, 0, |
| 34 | /* 188 */ -557, 1, 1, 1, 1, 1, 1, 357, 53, 44, -96, 53, -52, 137, 28, -69, 42, 28, -113, 44, 42, -138, 53, 44, -96, 53, -52, 0, |
| 35 | /* 216 */ -608, 1, 1, 1, 1, 1, 1, 1, 387, 52, 43, -125, 53, -52, 165, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 0, |
| 36 | /* 252 */ -583, 1, 1, 1, 1, 1, 1, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, -96, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 0, |
| 37 | /* 288 */ -71, -322, 1, 322, -321, 1, 360, 53, 44, -96, 53, -52, 0, |
| 38 | /* 301 */ -71, -321, 1, 322, -321, 1, 360, 53, 44, -96, 53, -52, 0, |
| 39 | /* 314 */ -70, -320, 1, 322, -321, 1, 360, 53, 44, -96, 53, -52, 0, |
| 40 | /* 327 */ -70, -321, 1, 321, -320, 1, 360, 53, 44, -96, 53, -52, 0, |
| 41 | /* 340 */ -68, -321, 1, 321, -320, 1, 360, 53, 44, -96, 53, -52, 0, |
| 42 | /* 353 */ -68, -320, 1, 321, -320, 1, 360, 53, 44, -96, 53, -52, 0, |
| 43 | /* 366 */ -67, -319, 1, 321, -320, 1, 360, 53, 44, -96, 53, -52, 0, |
| 44 | /* 379 */ -67, -320, 1, 320, -319, 1, 360, 53, 44, -96, 53, -52, 0, |
| 45 | /* 392 */ -65, -320, 1, 320, -319, 1, 360, 53, 44, -96, 53, -52, 0, |
| 46 | /* 405 */ -65, -319, 1, 320, -319, 1, 360, 53, 44, -96, 53, -52, 0, |
| 47 | /* 418 */ -64, -318, 1, 320, -319, 1, 360, 53, 44, -96, 53, -52, 0, |
| 48 | /* 431 */ -64, -319, 1, 319, -318, 1, 360, 53, 44, -96, 53, -52, 0, |
| 49 | /* 444 */ -62, -319, 1, 319, -318, 1, 360, 53, 44, -96, 53, -52, 0, |
| 50 | /* 457 */ -62, -318, 1, 319, -318, 1, 360, 53, 44, -96, 53, -52, 0, |
| 51 | /* 470 */ -489, 1, 1, 1, 391, 52, -82, 53, -52, 0, |
| 52 | /* 480 */ -460, 1, 1, 1, 360, 53, -52, 53, -52, 0, |
| 53 | /* 490 */ -94, -1, -321, 1, 323, -322, 1, 323, -1, -321, 1, 322, -321, 1, 387, 52, 43, -125, 53, -52, 165, 27, 26, 25, -147, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 40, 51, 42, -107, 52, -51, 0, |
| 54 | /* 539 */ -72, -1, -318, 1, 320, -319, 1, 320, -1, -318, 1, 319, -318, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 13, 52, 43, -94, 52, -51, 0, |
| 55 | /* 588 */ -74, -1, -319, 1, 320, -319, 1, 320, -1, -318, 1, 320, -319, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 15, 52, 43, -94, 52, -51, 0, |
| 56 | /* 637 */ -77, -1, -319, 1, 321, -320, 1, 321, -1, -319, 1, 320, -319, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 17, 52, 43, -94, 52, -51, 0, |
| 57 | /* 686 */ -79, -1, -320, 1, 321, -320, 1, 321, -1, -319, 1, 321, -320, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 19, 52, 43, -94, 52, -51, 0, |
| 58 | /* 735 */ -82, -1, -320, 1, 322, -321, 1, 322, -1, -320, 1, 321, -320, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 21, 52, 43, -94, 52, -51, 0, |
| 59 | /* 784 */ -84, -1, -321, 1, 322, -321, 1, 322, -1, -320, 1, 322, -321, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 23, 52, 43, -94, 52, -51, 0, |
| 60 | /* 833 */ -181, -321, 1, 323, -322, 1, 322, -321, 1, 322, -321, 1, 387, 52, 43, -125, 53, -52, 165, 27, 26, 25, -147, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 40, 51, -65, 52, -51, 0, |
| 61 | /* 879 */ -159, -318, 1, 320, -319, 1, 319, -318, 1, 319, -318, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 13, 52, -51, 52, -51, 0, |
| 62 | /* 925 */ -159, -319, 1, 319, -318, 1, 320, -319, 1, 319, -318, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 14, 52, -51, 52, -51, 0, |
| 63 | /* 971 */ -160, -319, 1, 320, -319, 1, 319, -318, 1, 320, -319, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 15, 52, -51, 52, -51, 0, |
| 64 | /* 1017 */ -160, -320, 1, 320, -319, 1, 320, -319, 1, 319, -318, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 16, 52, -51, 52, -51, 0, |
| 65 | /* 1063 */ -162, -319, 1, 321, -320, 1, 320, -319, 1, 320, -319, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 17, 52, -51, 52, -51, 0, |
| 66 | /* 1109 */ -162, -320, 1, 320, -319, 1, 321, -320, 1, 320, -319, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 18, 52, -51, 52, -51, 0, |
| 67 | /* 1155 */ -163, -320, 1, 321, -320, 1, 320, -319, 1, 321, -320, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 19, 52, -51, 52, -51, 0, |
| 68 | /* 1201 */ -163, -321, 1, 321, -320, 1, 321, -320, 1, 320, -319, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 20, 52, -51, 52, -51, 0, |
| 69 | /* 1247 */ -165, -320, 1, 322, -321, 1, 321, -320, 1, 321, -320, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 21, 52, -51, 52, -51, 0, |
| 70 | /* 1293 */ -165, -321, 1, 321, -320, 1, 322, -321, 1, 321, -320, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 22, 52, -51, 52, -51, 0, |
| 71 | /* 1339 */ -166, -321, 1, 322, -321, 1, 321, -320, 1, 322, -321, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 23, 52, -51, 52, -51, 0, |
| 72 | /* 1385 */ -166, -322, 1, 322, -321, 1, 322, -321, 1, 321, -320, 1, 356, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 24, 52, -51, 52, -51, 0, |
| 73 | /* 1431 */ -225, 193, -33, 0, |
| 74 | /* 1435 */ -192, 193, -33, 0, |
| 75 | /* 1439 */ -315, 193, -33, -159, 193, -33, 0, |
| 76 | /* 1446 */ -314, 193, -33, -159, 193, -33, 0, |
| 77 | /* 1453 */ -313, 193, -33, -159, 193, -33, 0, |
| 78 | /* 1460 */ -312, 193, -33, -159, 193, -33, 0, |
| 79 | /* 1467 */ -311, 193, -33, -159, 193, -33, 0, |
| 80 | /* 1474 */ -310, 193, -33, -159, 193, -33, 0, |
| 81 | /* 1481 */ -309, 193, -33, -159, 193, -33, 0, |
| 82 | /* 1488 */ -308, 193, -33, -159, 193, -33, 0, |
| 83 | /* 1495 */ -307, 193, -33, -159, 193, -33, 0, |
| 84 | /* 1502 */ -306, 193, -33, -159, 193, -33, 0, |
| 85 | /* 1509 */ -305, 193, -33, -159, 193, -33, 0, |
| 86 | /* 1516 */ -304, 193, -33, -159, 193, -33, 0, |
| 87 | /* 1523 */ -303, 193, -33, -159, 193, -33, 0, |
| 88 | /* 1530 */ -302, 193, -33, -159, 193, -33, 0, |
| 89 | /* 1537 */ -301, 193, -33, -159, 193, -33, 0, |
| 90 | /* 1544 */ -446, 1, 1, 392, -30, 0, |
| 91 | /* 1550 */ -139, -321, 1, 323, -322, 1, 322, -321, 1, 389, 52, 43, -125, 53, -52, 165, 27, -96, 42, -85, 44, -96, 53, -52, 42, -14, 0, |
| 92 | /* 1577 */ -394, 1, 0, |
| 93 | /* 1580 */ -363, 1, 0, |
| 94 | /* 1583 */ -1, -321, 1, 323, -322, 1, 0, |
| 95 | /* 1590 */ -1, -1, -321, 1, 323, -322, 1, 323, -1, -321, 1, 322, -321, 1, 0, |
| 96 | /* 1605 */ -1, -320, 1, 322, -321, 1, 0, |
| 97 | /* 1612 */ -1, -1, -320, 1, 322, -321, 1, 322, -1, -320, 1, 321, -320, 1, 0, |
| 98 | /* 1627 */ -1, -319, 1, 321, -320, 1, 0, |
| 99 | /* 1634 */ -1, -1, -319, 1, 321, -320, 1, 321, -1, -319, 1, 320, -319, 1, 0, |
| 100 | /* 1649 */ -1, -318, 1, 320, -319, 1, 0, |
| 101 | /* 1656 */ -1, -1, -318, 1, 320, -319, 1, 320, -1, -318, 1, 319, -318, 1, 0, |
| 102 | /* 1671 */ 1, 1, 1, 1, 1, 1, 1, 0, |
| 103 | /* 1679 */ -114, -319, 1, 319, -318, 1, 319, -318, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 14, 1, 0, |
| 104 | /* 1706 */ -116, -318, 1, 320, -319, 1, 319, -318, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 15, 1, 0, |
| 105 | /* 1733 */ -116, -319, 1, 319, -318, 1, 320, -319, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 16, 1, 0, |
| 106 | /* 1760 */ -117, -319, 1, 320, -319, 1, 319, -318, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 17, 1, 0, |
| 107 | /* 1787 */ -117, -320, 1, 320, -319, 1, 320, -319, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 18, 1, 0, |
| 108 | /* 1814 */ -119, -319, 1, 321, -320, 1, 320, -319, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 19, 1, 0, |
| 109 | /* 1841 */ -119, -320, 1, 320, -319, 1, 321, -320, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 20, 1, 0, |
| 110 | /* 1868 */ -120, -320, 1, 321, -320, 1, 320, -319, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 21, 1, 0, |
| 111 | /* 1895 */ -120, -321, 1, 321, -320, 1, 321, -320, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 22, 1, 0, |
| 112 | /* 1922 */ -122, -320, 1, 322, -321, 1, 321, -320, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 23, 1, 0, |
| 113 | /* 1949 */ -122, -321, 1, 321, -320, 1, 322, -321, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 24, 1, 0, |
| 114 | /* 1976 */ -123, -321, 1, 322, -321, 1, 321, -320, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 25, 1, 0, |
| 115 | /* 2003 */ -123, -322, 1, 322, -321, 1, 322, -321, 1, 358, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 26, 1, 0, |
| 116 | /* 2030 */ 1, 70, 1, 0, |
| 117 | /* 2034 */ 1, 75, 1, 0, |
| 118 | /* 2038 */ -3, 76, 1, 0, |
| 119 | /* 2042 */ 1, 80, 1, 0, |
| 120 | /* 2046 */ -3, 81, 1, 0, |
| 121 | /* 2050 */ -416, 1, 1, 361, 1, 0, |
| 122 | /* 2056 */ 321, -2, 1, 42, 1, 51, 1, 43, -70, 28, 44, -71, 68, 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 75, 26, -99, 92, 2, 2, 2, 0, |
| 123 | /* 2106 */ 320, -1, -3, 46, 1, 51, 43, -68, 26, 1, 43, -69, 68, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 47, 26, 1, 25, -97, 92, 2, 2, 2, 0, |
| 124 | /* 2156 */ 320, 1, 1, 40, 1, 51, 1, 43, -69, 27, 44, -70, 67, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 100, 28, 27, 26, -141, 43, -82, 122, 26, 1, 25, -95, 47, 26, 1, 25, -97, 92, 2, 2, 2, 0, |
| 125 | /* 2206 */ 52, 1, 43, -69, 68, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 123, 26, 1, 25, -95, 47, 26, 1, 25, -97, 92, 2, 2, 2, 0, |
| 126 | /* 2241 */ 320, -1, -3, 46, 1, 51, 1, 43, -72, 30, 44, -73, 70, 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 77, 26, -101, 94, 2, 2, 2, 0, |
| 127 | /* 2291 */ 320, 1, -3, 44, 1, 51, 1, 43, -71, 29, 44, -72, 69, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 103, 28, 27, 26, -143, 43, -83, 125, 26, 1, 25, -97, 49, 26, 1, 25, -99, 94, 2, 2, 2, 0, |
| 128 | /* 2341 */ 320, -2, 1, 43, 1, 51, 43, -70, 28, 1, 43, -71, 110, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 49, 26, 1, 25, -99, 94, 2, 2, 2, 0, |
| 129 | /* 2391 */ 52, 1, 43, -71, 70, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 49, 26, 1, 25, -99, 94, 2, 2, 2, 0, |
| 130 | /* 2426 */ 319, 1, 1, 41, 1, 51, 43, -69, 27, 1, 43, -70, 109, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 59, 41, 1, 27, 1, 26, 1, 25, -141, 43, -82, 149, 25, -95, 47, 26, 1, 25, -97, 94, 2, 2, 2, 0, |
| 131 | /* 2476 */ 52, 1, 43, -70, 69, 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, 1, 26, 1, 25, -141, 43, -82, 126, 26, 1, 25, -97, 94, 2, 2, 2, 0, |
| 132 | /* 2512 */ 320, -2, 1, 43, 1, 51, 1, 43, -74, 32, 44, -75, 72, 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 79, 26, -103, 96, 2, 2, 2, 0, |
| 133 | /* 2562 */ 319, 1, 1, 41, 1, 51, 1, 43, -73, 31, 44, -74, 71, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 106, 28, 27, 26, -145, 43, -84, 128, 26, 1, 25, -99, 51, 26, 1, 25, -101, 96, 2, 2, 2, 0, |
| 134 | /* 2612 */ 319, -1, -3, 47, 1, 51, 43, -72, 30, 1, 43, -73, 112, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 51, 26, 1, 25, -101, 96, 2, 2, 2, 0, |
| 135 | /* 2662 */ 52, 1, 43, -73, 72, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 51, 26, 1, 25, -101, 96, 2, 2, 2, 0, |
| 136 | /* 2697 */ 319, 1, -3, 45, 1, 51, 43, -71, 29, 1, 43, -72, 111, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 62, 41, 1, 27, 1, 26, 1, 25, -143, 43, -83, 152, 25, -97, 49, 26, 1, 25, -99, 96, 2, 2, 2, 0, |
| 137 | /* 2747 */ 52, 1, 43, -72, 71, 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, 1, 26, 1, 25, -143, 43, -83, 129, 26, 1, 25, -99, 96, 2, 2, 2, 0, |
| 138 | /* 2783 */ 319, -1, -3, 47, 1, 51, 1, 43, -76, 34, 44, -77, 74, 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 81, 26, -105, 98, 2, 2, 2, 0, |
| 139 | /* 2833 */ 319, 1, -3, 45, 1, 51, 1, 43, -75, 33, 44, -76, 73, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 109, 28, 27, 26, -147, 43, -85, 131, 26, 1, 25, -101, 53, 26, 1, 25, -103, 98, 2, 2, 2, 0, |
| 140 | /* 2883 */ 319, -2, 1, 44, 1, 51, 43, -74, 32, 1, 43, -75, 114, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 53, 26, 1, 25, -103, 98, 2, 2, 2, 0, |
| 141 | /* 2933 */ 52, 1, 43, -75, 74, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 53, 26, 1, 25, -103, 98, 2, 2, 2, 0, |
| 142 | /* 2968 */ 318, 1, 1, 42, 1, 51, 43, -73, 31, 1, 43, -74, 113, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 65, 41, 1, 27, 1, 26, 1, 25, -145, 43, -84, 155, 25, -99, 51, 26, 1, 25, -101, 98, 2, 2, 2, 0, |
| 143 | /* 3018 */ 52, 1, 43, -74, 73, 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, 1, 26, 1, 25, -145, 43, -84, 132, 26, 1, 25, -101, 98, 2, 2, 2, 0, |
| 144 | /* 3054 */ 318, 1, 1, 42, 1, 51, 1, 43, -77, 35, 44, -78, 75, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 112, 28, 27, 26, -149, 43, -86, 134, 26, 1, 25, -103, 55, 26, 1, 25, -105, 100, 2, 2, 2, 0, |
| 145 | /* 3104 */ 318, -1, -3, 48, 1, 51, 43, -76, 34, 1, 43, -77, 116, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 55, 26, 1, 25, -105, 100, 2, 2, 2, 0, |
| 146 | /* 3154 */ 52, 1, 43, -77, 76, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 55, 26, 1, 25, -105, 100, 2, 2, 2, 0, |
| 147 | /* 3189 */ 318, 1, -3, 46, 1, 51, 43, -75, 33, 1, 43, -76, 115, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 68, 41, 1, 27, 1, 26, 1, 25, -147, 43, -85, 158, 25, -101, 53, 26, 1, 25, -103, 100, 2, 2, 2, 0, |
| 148 | /* 3239 */ 52, 1, 43, -76, 75, 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, 1, 26, 1, 25, -147, 43, -85, 135, 26, 1, 25, -103, 100, 2, 2, 2, 0, |
| 149 | /* 3275 */ 321, -1, -3, 45, 1, 51, 1, 43, -68, 26, 44, -69, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 53, 41, 27, 52, -78, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 73, 26, -97, 92, 2, 2, 0, |
| 150 | /* 3324 */ 52, 43, -68, 26, 44, -69, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 73, 26, -97, 92, 2, 2, 0, |
| 151 | /* 3363 */ 44, -69, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 123, 26, 1, 25, -95, 73, 26, -97, 92, 2, 2, 0, |
| 152 | /* 3391 */ 52, 43, -70, 28, 44, -71, 110, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 75, 26, -99, 94, 2, 2, 0, |
| 153 | /* 3430 */ 44, -71, 70, 41, 1, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 75, 26, -99, 94, 2, 2, 0, |
| 154 | /* 3458 */ 52, 43, -69, 27, 44, -70, 109, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 100, 28, 27, 26, -141, 43, -82, 149, 25, -95, 47, 26, 1, 25, -97, 94, 2, 2, 0, |
| 155 | /* 3497 */ 43, -69, 110, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 150, 25, -95, 47, 26, 1, 25, -97, 94, 2, 2, 0, |
| 156 | /* 3525 */ 44, -70, 69, 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 100, 28, 27, 26, -141, 43, -82, 126, 26, 1, 25, -97, 94, 2, 2, 0, |
| 157 | /* 3554 */ 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 127, 26, 1, 25, -97, 94, 2, 2, 0, |
| 158 | /* 3573 */ 52, 1, 43, -68, 69, 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 53, 41, 27, 52, -78, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 2, 0, |
| 159 | /* 3608 */ 43, -68, 69, 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 2, 0, |
| 160 | /* 3637 */ 320, 1, -3, 44, 1, 51, 43, -67, 25, 1, 43, -68, 69, 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 93, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 2, 0, |
| 161 | /* 3683 */ 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 123, 26, 1, 25, -95, 94, 2, 2, 0, |
| 162 | /* 3702 */ 52, 43, -72, 30, 44, -73, 112, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 77, 26, -101, 96, 2, 2, 0, |
| 163 | /* 3741 */ 44, -73, 72, 41, 1, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 77, 26, -101, 96, 2, 2, 0, |
| 164 | /* 3769 */ 52, 43, -71, 29, 44, -72, 111, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 103, 28, 27, 26, -143, 43, -83, 152, 25, -97, 49, 26, 1, 25, -99, 96, 2, 2, 0, |
| 165 | /* 3808 */ 43, -71, 112, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 153, 25, -97, 49, 26, 1, 25, -99, 96, 2, 2, 0, |
| 166 | /* 3836 */ 44, -72, 71, 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 103, 28, 27, 26, -143, 43, -83, 129, 26, 1, 25, -99, 96, 2, 2, 0, |
| 167 | /* 3865 */ 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 130, 26, 1, 25, -99, 96, 2, 2, 0, |
| 168 | /* 3884 */ 43, -70, 111, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, 1, 26, 1, 25, -141, 43, -82, 126, 26, 1, 25, -97, 96, 2, 2, 0, |
| 169 | /* 3913 */ 52, 43, -74, 32, 44, -75, 114, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 79, 26, -103, 98, 2, 2, 0, |
| 170 | /* 3952 */ 44, -75, 74, 41, 1, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 79, 26, -103, 98, 2, 2, 0, |
| 171 | /* 3980 */ 52, 43, -73, 31, 44, -74, 113, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 106, 28, 27, 26, -145, 43, -84, 155, 25, -99, 51, 26, 1, 25, -101, 98, 2, 2, 0, |
| 172 | /* 4019 */ 43, -73, 114, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 156, 25, -99, 51, 26, 1, 25, -101, 98, 2, 2, 0, |
| 173 | /* 4047 */ 44, -74, 73, 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 106, 28, 27, 26, -145, 43, -84, 132, 26, 1, 25, -101, 98, 2, 2, 0, |
| 174 | /* 4076 */ 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 133, 26, 1, 25, -101, 98, 2, 2, 0, |
| 175 | /* 4095 */ 43, -72, 113, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, 1, 26, 1, 25, -143, 43, -83, 129, 26, 1, 25, -99, 98, 2, 2, 0, |
| 176 | /* 4124 */ 52, 43, -76, 34, 44, -77, 116, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 81, 26, -105, 100, 2, 2, 0, |
| 177 | /* 4163 */ 44, -77, 76, 41, 1, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 81, 26, -105, 100, 2, 2, 0, |
| 178 | /* 4191 */ 52, 43, -75, 33, 44, -76, 115, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 109, 28, 27, 26, -147, 43, -85, 158, 25, -101, 53, 26, 1, 25, -103, 100, 2, 2, 0, |
| 179 | /* 4230 */ 43, -75, 116, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 159, 25, -101, 53, 26, 1, 25, -103, 100, 2, 2, 0, |
| 180 | /* 4258 */ 44, -76, 75, 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 109, 28, 27, 26, -147, 43, -85, 135, 26, 1, 25, -103, 100, 2, 2, 0, |
| 181 | /* 4287 */ 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 136, 26, 1, 25, -103, 100, 2, 2, 0, |
| 182 | /* 4306 */ 43, -74, 115, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, 1, 26, 1, 25, -145, 43, -84, 132, 26, 1, 25, -101, 100, 2, 2, 0, |
| 183 | /* 4335 */ 317, 1, 1, 43, 1, 51, 43, -77, 35, 1, 43, -78, 117, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 71, 41, 1, 27, 1, 26, 1, 25, -149, 43, -86, 161, 25, -103, 55, 26, 1, 25, -105, 102, 2, 2, 0, |
| 184 | /* 4384 */ 52, 43, -77, 35, 44, -78, 117, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 112, 28, 27, 26, -149, 43, -86, 161, 25, -103, 55, 26, 1, 25, -105, 102, 2, 2, 0, |
| 185 | /* 4423 */ 43, -77, 118, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 162, 25, -103, 55, 26, 1, 25, -105, 102, 2, 2, 0, |
| 186 | /* 4451 */ 319, -2, 1, 44, 1, 51, 1, 43, -78, 36, 44, -79, 76, 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 102, 2, 2, 0, |
| 187 | /* 4497 */ 52, 1, 43, -78, 77, 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, 1, 26, 1, 25, -149, 43, -86, 138, 26, 1, 25, -105, 102, 2, 2, 0, |
| 188 | /* 4532 */ 44, -78, 77, 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 112, 28, 27, 26, -149, 43, -86, 138, 26, 1, 25, -105, 102, 2, 2, 0, |
| 189 | /* 4561 */ 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 139, 26, 1, 25, -105, 102, 2, 2, 0, |
| 190 | /* 4580 */ 43, -76, 117, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, 1, 26, 1, 25, -147, 43, -85, 135, 26, 1, 25, -103, 102, 2, 2, 0, |
| 191 | /* 4609 */ -1, -3, 73, 1, 51, 1, 42, -81, 37, 55, -86, 74, 2, 0, |
| 192 | /* 4623 */ 1, 1, 67, 1, 50, 1, 42, -81, 40, 43, -82, 79, 2, 0, |
| 193 | /* 4637 */ 1, -3, 69, 1, 50, 1, 42, -82, 41, 43, -83, 80, 2, 0, |
| 194 | /* 4651 */ 51, 1, 42, -81, 80, 2, 0, |
| 195 | /* 4658 */ 1, 1, 64, 1, 50, 1, 42, -83, 42, 43, -84, 81, 2, 0, |
| 196 | /* 4672 */ -2, 1, 68, 1, 50, 42, -81, 40, 1, 42, -82, 81, 2, 0, |
| 197 | /* 4686 */ 51, 1, 42, -82, 81, 2, 0, |
| 198 | /* 4693 */ 1, -3, 66, 1, 50, 1, 42, -84, 43, 43, -85, 82, 2, 0, |
| 199 | /* 4707 */ -1, -3, 70, 1, 50, 42, -82, 41, 1, 42, -83, 82, 2, 0, |
| 200 | /* 4721 */ 51, 1, 42, -83, 82, 2, 0, |
| 201 | /* 4728 */ 1, 1, 61, 1, 50, 1, 42, -85, 44, 43, -86, 83, 2, 0, |
| 202 | /* 4742 */ -2, 1, 65, 1, 50, 42, -83, 42, 1, 42, -84, 83, 2, 0, |
| 203 | /* 4756 */ 51, 1, 42, -84, 83, 2, 0, |
| 204 | /* 4763 */ -1, -3, 67, 1, 50, 42, -84, 43, 1, 42, -85, 84, 2, 0, |
| 205 | /* 4777 */ 51, 1, 42, -85, 84, 2, 0, |
| 206 | /* 4784 */ -69, 110, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 150, 25, -95, 73, 26, -97, 94, 2, 0, |
| 207 | /* 4806 */ 27, 26, -25, 26, 25, -138, 42, -81, 153, 26, -97, 94, 2, 0, |
| 208 | /* 4820 */ 44, -68, 110, 28, 27, 26, -139, 43, -81, 53, 41, 27, 52, -78, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 209 | /* 4848 */ -68, 110, 28, 27, 26, -139, 43, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 210 | /* 4871 */ 321, 1, -3, 43, 1, 51, 1, 43, -67, 25, 44, -68, 110, 28, 27, 26, -139, 43, -81, 51, 69, -27, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 211 | /* 4914 */ 321, -2, 1, 42, 1, 52, 1, 43, -67, 22, 72, -80, 52, 69, -27, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 212 | /* 4950 */ 52, 1, 43, -67, 66, 69, -27, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 213 | /* 4978 */ 52, 43, -67, 25, 44, -68, 110, 28, 27, 26, -139, 43, -81, 93, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 214 | /* 5013 */ 43, -67, 108, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0, |
| 215 | /* 5037 */ 28, 27, 26, -139, 43, -81, 123, 26, 1, 25, -95, 94, 2, 0, |
| 216 | /* 5051 */ -71, 112, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 153, 25, -97, 75, 26, -99, 96, 2, 0, |
| 217 | /* 5073 */ 27, 26, -25, 26, 25, -140, 42, -82, 156, 26, -99, 96, 2, 0, |
| 218 | /* 5087 */ -70, 111, 27, 26, 25, -138, 42, -81, 100, 28, 27, 26, -141, 43, -82, 126, 26, 1, 25, -97, 96, 2, 0, |
| 219 | /* 5110 */ 27, 26, 25, -138, 42, -81, 127, 26, 1, 25, -97, 96, 2, 0, |
| 220 | /* 5124 */ 27, 1, 26, 1, 25, -139, 43, -81, 150, 25, -95, 96, 2, 0, |
| 221 | /* 5138 */ -73, 114, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 156, 25, -99, 77, 26, -101, 98, 2, 0, |
| 222 | /* 5160 */ 27, 26, -25, 26, 25, -142, 42, -83, 159, 26, -101, 98, 2, 0, |
| 223 | /* 5174 */ -72, 113, 27, 26, 25, -140, 42, -82, 103, 28, 27, 26, -143, 43, -83, 129, 26, 1, 25, -99, 98, 2, 0, |
| 224 | /* 5197 */ 27, 26, 25, -140, 42, -82, 130, 26, 1, 25, -99, 98, 2, 0, |
| 225 | /* 5211 */ 27, 1, 26, 1, 25, -141, 43, -82, 153, 25, -97, 98, 2, 0, |
| 226 | /* 5225 */ -75, 116, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 159, 25, -101, 79, 26, -103, 100, 2, 0, |
| 227 | /* 5247 */ 27, 26, -25, 26, 25, -144, 42, -84, 162, 26, -103, 100, 2, 0, |
| 228 | /* 5261 */ -74, 115, 27, 26, 25, -142, 42, -83, 106, 28, 27, 26, -145, 43, -84, 132, 26, 1, 25, -101, 100, 2, 0, |
| 229 | /* 5284 */ 27, 26, 25, -142, 42, -83, 133, 26, 1, 25, -101, 100, 2, 0, |
| 230 | /* 5298 */ 27, 1, 26, 1, 25, -143, 43, -83, 156, 25, -99, 100, 2, 0, |
| 231 | /* 5312 */ -77, 118, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 162, 25, -103, 81, 26, -105, 102, 2, 0, |
| 232 | /* 5334 */ 27, 26, -25, 26, 25, -146, 42, -85, 165, 26, -105, 102, 2, 0, |
| 233 | /* 5348 */ -76, 117, 27, 26, 25, -144, 42, -84, 109, 28, 27, 26, -147, 43, -85, 135, 26, 1, 25, -103, 102, 2, 0, |
| 234 | /* 5371 */ 27, 26, 25, -144, 42, -84, 136, 26, 1, 25, -103, 102, 2, 0, |
| 235 | /* 5385 */ 27, 1, 26, 1, 25, -145, 43, -84, 159, 25, -101, 102, 2, 0, |
| 236 | /* 5399 */ 52, 43, -78, 36, 44, -79, 118, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 237 | /* 5434 */ 44, -79, 78, 41, 1, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 238 | /* 5458 */ 318, -2, 1, 45, 1, 51, 43, -78, 36, 1, 43, -79, 118, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 239 | /* 5501 */ 318, 1, -3, 46, 1, 51, 1, 43, -79, 37, 44, -80, 77, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 240 | /* 5537 */ 52, 1, 43, -79, 78, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 241 | /* 5565 */ 43, -78, 119, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, 1, 26, 1, 25, -149, 43, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 242 | /* 5593 */ -78, 119, 27, 26, 25, -146, 42, -85, 112, 28, 27, 26, -149, 43, -86, 138, 26, 1, 25, -105, 104, 2, 0, |
| 243 | /* 5616 */ 27, 26, 25, -146, 42, -85, 139, 26, 1, 25, -105, 104, 2, 0, |
| 244 | /* 5630 */ 27, 1, 26, 1, 25, -147, 43, -85, 162, 25, -103, 104, 2, 0, |
| 245 | /* 5644 */ 26, 1, 25, -96, -81, 176, 2, 0, |
| 246 | /* 5652 */ 26, 1, 25, -98, -82, 179, 2, 0, |
| 247 | /* 5660 */ 26, 1, 25, -100, -83, 182, 2, 0, |
| 248 | /* 5668 */ 26, 1, 25, -102, -84, 185, 2, 0, |
| 249 | /* 5676 */ 26, 1, 25, -104, -85, 188, 2, 0, |
| 250 | /* 5684 */ -3, 87, 6, 0, |
| 251 | /* 5688 */ -129, -96, 32, 32, 0, |
| 252 | /* 5693 */ 33, -193, 192, 33, 0, |
| 253 | /* 5698 */ -3, 71, 0, |
| 254 | /* 5701 */ 1, -3, 72, 1, 52, 43, -81, 50, -13, 55, -86, 74, 0, |
| 255 | /* 5714 */ -2, 1, 72, 14, 51, -13, 55, -86, 74, 0, |
| 256 | /* 5724 */ 65, -13, 55, -86, 74, 0, |
| 257 | /* 5730 */ 52, 43, -81, 37, 55, -86, 74, 0, |
| 258 | /* 5738 */ 33, -193, 225, 75, 0, |
| 259 | /* 5743 */ 33, -193, 225, 76, 0, |
| 260 | /* 5748 */ 33, -193, 225, 77, 0, |
| 261 | /* 5753 */ 33, -193, 225, 78, 0, |
| 262 | /* 5758 */ 33, -193, 225, 79, 0, |
| 263 | /* 5763 */ 43, -81, 80, 0, |
| 264 | /* 5767 */ 33, -193, 225, 80, 0, |
| 265 | /* 5772 */ 51, 42, -81, 40, 43, -82, 81, 0, |
| 266 | /* 5780 */ 33, -193, 225, 81, 0, |
| 267 | /* 5785 */ 51, 42, -82, 41, 43, -83, 82, 0, |
| 268 | /* 5793 */ 42, -81, 82, 0, |
| 269 | /* 5797 */ 33, -193, 225, 82, 0, |
| 270 | /* 5802 */ 51, 42, -83, 42, 43, -84, 83, 0, |
| 271 | /* 5810 */ 42, -82, 83, 0, |
| 272 | /* 5814 */ 33, -193, 225, 83, 0, |
| 273 | /* 5819 */ 51, 42, -84, 43, 43, -85, 84, 0, |
| 274 | /* 5827 */ 42, -83, 84, 0, |
| 275 | /* 5831 */ 33, -193, 225, 84, 0, |
| 276 | /* 5836 */ -2, 1, 62, 1, 50, 42, -85, 44, 1, 42, -86, 85, 0, |
| 277 | /* 5849 */ 1, -3, 63, 1, 50, 1, 42, -86, 85, 0, |
| 278 | /* 5859 */ 51, 1, 42, -86, 85, 0, |
| 279 | /* 5865 */ 51, 42, -85, 44, 43, -86, 85, 0, |
| 280 | /* 5873 */ 42, -84, 85, 0, |
| 281 | /* 5877 */ 33, -193, 225, 85, 0, |
| 282 | /* 5882 */ 42, -85, 86, 0, |
| 283 | /* 5886 */ 33, -193, 225, 86, 0, |
| 284 | /* 5891 */ 33, -193, 225, 87, 0, |
| 285 | /* 5896 */ 33, -193, 225, 88, 0, |
| 286 | /* 5901 */ 33, -193, 225, 89, 0, |
| 287 | /* 5906 */ 33, -193, 225, 90, 0, |
| 288 | /* 5911 */ 1, 93, 0, |
| 289 | /* 5914 */ 27, 52, -51, 26, 50, -161, 55, -86, 143, 26, -95, 94, 0, |
| 290 | /* 5927 */ 322, -2, 1, 41, 1, 53, 44, -67, 51, -29, 72, -80, 52, 69, -27, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0, |
| 291 | /* 5958 */ 53, 44, -67, 22, 72, -80, 52, 69, -27, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0, |
| 292 | /* 5983 */ 44, -67, 66, 69, -27, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0, |
| 293 | /* 6004 */ -67, 108, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0, |
| 294 | /* 6022 */ 26, 25, -138, 42, -81, 153, 26, -97, 96, 0, |
| 295 | /* 6032 */ 27, 26, -139, 43, -81, 150, 25, -95, 96, 0, |
| 296 | /* 6042 */ 26, 25, -140, 42, -82, 156, 26, -99, 98, 0, |
| 297 | /* 6052 */ 27, 26, -141, 43, -82, 153, 25, -97, 98, 0, |
| 298 | /* 6062 */ 26, 25, -142, 42, -83, 159, 26, -101, 100, 0, |
| 299 | /* 6072 */ 27, 26, -143, 43, -83, 156, 25, -99, 100, 0, |
| 300 | /* 6082 */ 26, 25, -144, 42, -84, 162, 26, -103, 102, 0, |
| 301 | /* 6092 */ 27, 26, -145, 43, -84, 159, 25, -101, 102, 0, |
| 302 | /* 6102 */ 26, 25, -146, 42, -85, 165, 26, -105, 104, 0, |
| 303 | /* 6112 */ 27, 26, -147, 43, -85, 162, 25, -103, 104, 0, |
| 304 | /* 6122 */ -79, 120, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0, |
| 305 | /* 6140 */ 317, 1, -3, 47, 1, 51, 43, -79, 37, 1, 43, -80, 119, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0, |
| 306 | /* 6171 */ 52, 43, -79, 37, 44, -80, 119, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0, |
| 307 | /* 6196 */ 43, -79, 120, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0, |
| 308 | /* 6217 */ 27, 1, 26, 1, 25, -149, 43, -86, 165, 25, -105, 106, 0, |
| 309 | /* 6230 */ 27, 26, -149, 43, -86, 165, 25, -105, 106, 0, |
| 310 | /* 6240 */ -32, -32, 96, 129, 0, |
| 311 | /* 6245 */ 52, -25, 50, -106, -86, 168, 0, |
| 312 | /* 6252 */ 320, 1, 1, 41, 30, 52, -29, 72, -80, 52, 69, -27, 54, -26, 52, -25, 50, -148, 42, -86, 168, 0, |
| 313 | /* 6274 */ 82, -29, 72, -80, 52, 69, -27, 54, -26, 52, -25, 50, -148, 42, -86, 168, 0, |
| 314 | /* 6291 */ 26, -96, -81, 176, 0, |
| 315 | /* 6296 */ 25, -96, -81, 178, 0, |
| 316 | /* 6301 */ 26, -98, -82, 179, 0, |
| 317 | /* 6306 */ 25, -98, -82, 181, 0, |
| 318 | /* 6311 */ 26, -100, -83, 182, 0, |
| 319 | /* 6316 */ 25, -100, -83, 184, 0, |
| 320 | /* 6321 */ 26, -102, -84, 185, 0, |
| 321 | /* 6326 */ 25, -102, -84, 187, 0, |
| 322 | /* 6331 */ 26, -104, -85, 188, 0, |
| 323 | /* 6336 */ 25, -104, -85, 190, 0, |
| 324 | /* 6341 */ 26, 1, 25, -106, -86, 191, 0, |
| 325 | /* 6348 */ 26, -106, -86, 191, 0, |
| 326 | /* 6353 */ 27, 26, -25, 26, 25, -148, 42, -86, 191, 0, |
| 327 | /* 6363 */ 318, -1, -3, 48, 1, 51, 1, 43, -80, 79, 41, 27, 26, -52, 27, 26, 25, -148, 42, -86, 191, 0, |
| 328 | /* 6385 */ 52, 1, 43, -80, 79, 41, 27, 26, -52, 27, 26, 25, -148, 42, -86, 191, 0, |
| 329 | /* 6402 */ 44, -80, 79, 41, 27, 26, -52, 27, 26, 25, -148, 42, -86, 191, 0, |
| 330 | /* 6417 */ 33, -193, 225, 0, |
| 331 | }; |
| 332 | |
| 333 | extern const LaneBitmask RISCVLaneMaskLists[] = { |
| 334 | /* 0 */ LaneBitmask(0x0000000000000001), |
| 335 | /* 1 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), |
| 336 | /* 3 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), |
| 337 | /* 6 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), |
| 338 | /* 10 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), |
| 339 | /* 15 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), |
| 340 | /* 21 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), |
| 341 | /* 28 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000100), |
| 342 | /* 36 */ LaneBitmask(0x0000000000000001), LaneBitmask(0x0000000000000200), |
| 343 | /* 38 */ LaneBitmask(0xFFFFFFFFFFFFFFFF), |
| 344 | }; |
| 345 | |
| 346 | extern const uint16_t RISCVSubRegIdxLists[] = { |
| 347 | /* 0 */ 4, 3, 2, 1, |
| 348 | /* 4 */ 5, 2, 1, |
| 349 | /* 7 */ 6, 2, 1, |
| 350 | /* 10 */ 8, 9, |
| 351 | /* 12 */ 16, 8, 9, 17, 10, 11, |
| 352 | /* 18 */ 20, 16, 8, 9, 17, 10, 11, 21, 18, 12, 13, 19, 14, 15, |
| 353 | /* 32 */ 6, 2, 1, 7, 23, 22, |
| 354 | /* 38 */ 8, 9, 10, 24, 27, |
| 355 | /* 43 */ 8, 9, 10, 11, 24, 25, 27, 28, 29, |
| 356 | /* 52 */ 16, 8, 9, 17, 10, 11, 24, 25, 26, 27, 28, 29, |
| 357 | /* 64 */ 8, 9, 10, 11, 12, 24, 25, 26, 27, 28, 29, 34, 38, 42, |
| 358 | /* 78 */ 8, 9, 10, 11, 12, 13, 24, 25, 26, 27, 28, 29, 30, 34, 35, 38, 39, 42, 43, 46, |
| 359 | /* 98 */ 8, 9, 10, 11, 12, 13, 14, 24, 25, 26, 27, 28, 29, 30, 31, 34, 35, 36, 38, 39, 40, 42, 43, 44, 46, 47, 49, |
| 360 | /* 125 */ 8, 9, 10, 11, 12, 13, 14, 15, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, |
| 361 | /* 160 */ 16, 8, 9, 17, 10, 11, 18, 12, 13, 24, 25, 26, 27, 28, 29, 30, 31, 34, 35, 38, 39, 42, 43, 46, 52, 55, |
| 362 | /* 186 */ 16, 8, 9, 17, 10, 11, 18, 12, 13, 19, 14, 15, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 55, 56, 57, |
| 363 | /* 231 */ 20, 16, 8, 9, 17, 10, 11, 21, 18, 12, 13, 19, 14, 15, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, |
| 364 | }; |
| 365 | |
| 366 | |
| 367 | #ifdef __GNUC__ |
| 368 | #pragma GCC diagnostic push |
| 369 | #pragma GCC diagnostic ignored "-Woverlength-strings" |
| 370 | #endif |
| 371 | extern const char RISCVRegStrings[] = { |
| 372 | /* 0 */ "T10\000" |
| 373 | /* 4 */ "V3_V4_V5_V6_V7_V8_V9_V10\000" |
| 374 | /* 29 */ "X10\000" |
| 375 | /* 33 */ "V13_V14_V15_V16_V17_V18_V19_V20\000" |
| 376 | /* 65 */ "X20\000" |
| 377 | /* 69 */ "V23_V24_V25_V26_V27_V28_V29_V30\000" |
| 378 | /* 101 */ "X30\000" |
| 379 | /* 105 */ "M0\000" |
| 380 | /* 108 */ "T0\000" |
| 381 | /* 111 */ "V0\000" |
| 382 | /* 114 */ "X0\000" |
| 383 | /* 117 */ "T11\000" |
| 384 | /* 121 */ "V4_V5_V6_V7_V8_V9_V10_V11\000" |
| 385 | /* 147 */ "X10_X11\000" |
| 386 | /* 155 */ "V14_V15_V16_V17_V18_V19_V20_V21\000" |
| 387 | /* 187 */ "X20_X21\000" |
| 388 | /* 195 */ "V24_V25_V26_V27_V28_V29_V30_V31\000" |
| 389 | /* 227 */ "X30_X31\000" |
| 390 | /* 235 */ "M1\000" |
| 391 | /* 238 */ "T1\000" |
| 392 | /* 241 */ "V0_V1\000" |
| 393 | /* 247 */ "X1\000" |
| 394 | /* 250 */ "T12\000" |
| 395 | /* 254 */ "V5_V6_V7_V8_V9_V10_V11_V12\000" |
| 396 | /* 281 */ "X12\000" |
| 397 | /* 285 */ "V15_V16_V17_V18_V19_V20_V21_V22\000" |
| 398 | /* 317 */ "X22\000" |
| 399 | /* 321 */ "V4M2_V6M2_V8M2_V10M2\000" |
| 400 | /* 342 */ "V14M2_V16M2_V18M2_V20M2\000" |
| 401 | /* 366 */ "V24M2_V26M2_V28M2_V30M2\000" |
| 402 | /* 390 */ "V0M2\000" |
| 403 | /* 395 */ "V6M2_V8M2_V10M2_V12M2\000" |
| 404 | /* 417 */ "V16M2_V18M2_V20M2_V22M2\000" |
| 405 | /* 441 */ "V0M2_V2M2\000" |
| 406 | /* 451 */ "V8M2_V10M2_V12M2_V14M2\000" |
| 407 | /* 474 */ "V18M2_V20M2_V22M2_V24M2\000" |
| 408 | /* 498 */ "V0M2_V2M2_V4M2\000" |
| 409 | /* 513 */ "V10M2_V12M2_V14M2_V16M2\000" |
| 410 | /* 537 */ "V20M2_V22M2_V24M2_V26M2\000" |
| 411 | /* 561 */ "V0M2_V2M2_V4M2_V6M2\000" |
| 412 | /* 581 */ "V12M2_V14M2_V16M2_V18M2\000" |
| 413 | /* 605 */ "V22M2_V24M2_V26M2_V28M2\000" |
| 414 | /* 629 */ "V2M2_V4M2_V6M2_V8M2\000" |
| 415 | /* 649 */ "F10_Q2\000" |
| 416 | /* 656 */ "F20_Q2\000" |
| 417 | /* 663 */ "F30_Q2\000" |
| 418 | /* 670 */ "F0_Q2\000" |
| 419 | /* 676 */ "F11_Q2\000" |
| 420 | /* 683 */ "F21_Q2\000" |
| 421 | /* 690 */ "F31_Q2\000" |
| 422 | /* 697 */ "F1_Q2\000" |
| 423 | /* 703 */ "F12_Q2\000" |
| 424 | /* 710 */ "F22_Q2\000" |
| 425 | /* 717 */ "F2_Q2\000" |
| 426 | /* 723 */ "F13_Q2\000" |
| 427 | /* 730 */ "F23_Q2\000" |
| 428 | /* 737 */ "F3_Q2\000" |
| 429 | /* 743 */ "F14_Q2\000" |
| 430 | /* 750 */ "F24_Q2\000" |
| 431 | /* 757 */ "F4_Q2\000" |
| 432 | /* 763 */ "F15_Q2\000" |
| 433 | /* 770 */ "F25_Q2\000" |
| 434 | /* 777 */ "F5_Q2\000" |
| 435 | /* 783 */ "F16_Q2\000" |
| 436 | /* 790 */ "F26_Q2\000" |
| 437 | /* 797 */ "F6_Q2\000" |
| 438 | /* 803 */ "F17_Q2\000" |
| 439 | /* 810 */ "F27_Q2\000" |
| 440 | /* 817 */ "F7_Q2\000" |
| 441 | /* 823 */ "F18_Q2\000" |
| 442 | /* 830 */ "F28_Q2\000" |
| 443 | /* 837 */ "F8_Q2\000" |
| 444 | /* 843 */ "F19_Q2\000" |
| 445 | /* 850 */ "F29_Q2\000" |
| 446 | /* 857 */ "F9_Q2\000" |
| 447 | /* 863 */ "T2\000" |
| 448 | /* 866 */ "V0_V1_V2\000" |
| 449 | /* 875 */ "X2\000" |
| 450 | /* 878 */ "T13\000" |
| 451 | /* 882 */ "V6_V7_V8_V9_V10_V11_V12_V13\000" |
| 452 | /* 910 */ "X12_X13\000" |
| 453 | /* 918 */ "V16_V17_V18_V19_V20_V21_V22_V23\000" |
| 454 | /* 950 */ "X22_X23\000" |
| 455 | /* 958 */ "M3\000" |
| 456 | /* 961 */ "T3\000" |
| 457 | /* 964 */ "V0_V1_V2_V3\000" |
| 458 | /* 976 */ "X2_X3\000" |
| 459 | /* 982 */ "T14\000" |
| 460 | /* 986 */ "V7_V8_V9_V10_V11_V12_V13_V14\000" |
| 461 | /* 1015 */ "X14\000" |
| 462 | /* 1019 */ "V17_V18_V19_V20_V21_V22_V23_V24\000" |
| 463 | /* 1051 */ "X24\000" |
| 464 | /* 1055 */ "V16M4_V20M4\000" |
| 465 | /* 1067 */ "V0M4\000" |
| 466 | /* 1072 */ "V8M4_V12M4\000" |
| 467 | /* 1083 */ "V20M4_V24M4\000" |
| 468 | /* 1095 */ "V0M4_V4M4\000" |
| 469 | /* 1105 */ "V12M4_V16M4\000" |
| 470 | /* 1117 */ "V24M4_V28M4\000" |
| 471 | /* 1129 */ "V4M4_V8M4\000" |
| 472 | /* 1139 */ "T4\000" |
| 473 | /* 1142 */ "V0_V1_V2_V3_V4\000" |
| 474 | /* 1157 */ "X4\000" |
| 475 | /* 1160 */ "T15\000" |
| 476 | /* 1164 */ "V8_V9_V10_V11_V12_V13_V14_V15\000" |
| 477 | /* 1194 */ "X14_X15\000" |
| 478 | /* 1202 */ "V18_V19_V20_V21_V22_V23_V24_V25\000" |
| 479 | /* 1234 */ "X24_X25\000" |
| 480 | /* 1242 */ "M5\000" |
| 481 | /* 1245 */ "T5\000" |
| 482 | /* 1248 */ "V0_V1_V2_V3_V4_V5\000" |
| 483 | /* 1266 */ "X4_X5\000" |
| 484 | /* 1272 */ "V9_V10_V11_V12_V13_V14_V15_V16\000" |
| 485 | /* 1303 */ "X16\000" |
| 486 | /* 1307 */ "V19_V20_V21_V22_V23_V24_V25_V26\000" |
| 487 | /* 1339 */ "X26\000" |
| 488 | /* 1343 */ "M6\000" |
| 489 | /* 1346 */ "T6\000" |
| 490 | /* 1349 */ "V0_V1_V2_V3_V4_V5_V6\000" |
| 491 | /* 1370 */ "X6\000" |
| 492 | /* 1373 */ "V10_V11_V12_V13_V14_V15_V16_V17\000" |
| 493 | /* 1405 */ "X16_X17\000" |
| 494 | /* 1413 */ "V20_V21_V22_V23_V24_V25_V26_V27\000" |
| 495 | /* 1445 */ "X26_X27\000" |
| 496 | /* 1453 */ "M7\000" |
| 497 | /* 1456 */ "T7\000" |
| 498 | /* 1459 */ "V0_V1_V2_V3_V4_V5_V6_V7\000" |
| 499 | /* 1483 */ "X6_X7\000" |
| 500 | /* 1489 */ "V11_V12_V13_V14_V15_V16_V17_V18\000" |
| 501 | /* 1521 */ "X18\000" |
| 502 | /* 1525 */ "V21_V22_V23_V24_V25_V26_V27_V28\000" |
| 503 | /* 1557 */ "X28\000" |
| 504 | /* 1561 */ "V0M8\000" |
| 505 | /* 1566 */ "V24M8\000" |
| 506 | /* 1572 */ "V16M8\000" |
| 507 | /* 1578 */ "V8M8\000" |
| 508 | /* 1583 */ "T8\000" |
| 509 | /* 1586 */ "V1_V2_V3_V4_V5_V6_V7_V8\000" |
| 510 | /* 1610 */ "X8\000" |
| 511 | /* 1613 */ "V12_V13_V14_V15_V16_V17_V18_V19\000" |
| 512 | /* 1645 */ "X18_X19\000" |
| 513 | /* 1653 */ "V22_V23_V24_V25_V26_V27_V28_V29\000" |
| 514 | /* 1685 */ "X28_X29\000" |
| 515 | /* 1693 */ "T9\000" |
| 516 | /* 1696 */ "V2_V3_V4_V5_V6_V7_V8_V9\000" |
| 517 | /* 1720 */ "X8_X9\000" |
| 518 | /* 1726 */ "VLENB\000" |
| 519 | /* 1732 */ "F10_D\000" |
| 520 | /* 1738 */ "F20_D\000" |
| 521 | /* 1744 */ "F30_D\000" |
| 522 | /* 1750 */ "F0_D\000" |
| 523 | /* 1755 */ "F11_D\000" |
| 524 | /* 1761 */ "F21_D\000" |
| 525 | /* 1767 */ "F31_D\000" |
| 526 | /* 1773 */ "F1_D\000" |
| 527 | /* 1778 */ "F12_D\000" |
| 528 | /* 1784 */ "F22_D\000" |
| 529 | /* 1790 */ "F2_D\000" |
| 530 | /* 1795 */ "F13_D\000" |
| 531 | /* 1801 */ "F23_D\000" |
| 532 | /* 1807 */ "F3_D\000" |
| 533 | /* 1812 */ "F14_D\000" |
| 534 | /* 1818 */ "F24_D\000" |
| 535 | /* 1824 */ "F4_D\000" |
| 536 | /* 1829 */ "F15_D\000" |
| 537 | /* 1835 */ "F25_D\000" |
| 538 | /* 1841 */ "F5_D\000" |
| 539 | /* 1846 */ "F16_D\000" |
| 540 | /* 1852 */ "F26_D\000" |
| 541 | /* 1858 */ "F6_D\000" |
| 542 | /* 1863 */ "F17_D\000" |
| 543 | /* 1869 */ "F27_D\000" |
| 544 | /* 1875 */ "F7_D\000" |
| 545 | /* 1880 */ "F18_D\000" |
| 546 | /* 1886 */ "F28_D\000" |
| 547 | /* 1892 */ "F8_D\000" |
| 548 | /* 1897 */ "F19_D\000" |
| 549 | /* 1903 */ "F29_D\000" |
| 550 | /* 1909 */ "F9_D\000" |
| 551 | /* 1914 */ "VTYPE\000" |
| 552 | /* 1920 */ "SF_VCIX_STATE\000" |
| 553 | /* 1934 */ "F10_F\000" |
| 554 | /* 1940 */ "F20_F\000" |
| 555 | /* 1946 */ "F30_F\000" |
| 556 | /* 1952 */ "F0_F\000" |
| 557 | /* 1957 */ "F11_F\000" |
| 558 | /* 1963 */ "F21_F\000" |
| 559 | /* 1969 */ "F31_F\000" |
| 560 | /* 1975 */ "F1_F\000" |
| 561 | /* 1980 */ "F12_F\000" |
| 562 | /* 1986 */ "F22_F\000" |
| 563 | /* 1992 */ "F2_F\000" |
| 564 | /* 1997 */ "F13_F\000" |
| 565 | /* 2003 */ "F23_F\000" |
| 566 | /* 2009 */ "F3_F\000" |
| 567 | /* 2014 */ "F14_F\000" |
| 568 | /* 2020 */ "F24_F\000" |
| 569 | /* 2026 */ "F4_F\000" |
| 570 | /* 2031 */ "F15_F\000" |
| 571 | /* 2037 */ "F25_F\000" |
| 572 | /* 2043 */ "F5_F\000" |
| 573 | /* 2048 */ "F16_F\000" |
| 574 | /* 2054 */ "F26_F\000" |
| 575 | /* 2060 */ "F6_F\000" |
| 576 | /* 2065 */ "F17_F\000" |
| 577 | /* 2071 */ "F27_F\000" |
| 578 | /* 2077 */ "F7_F\000" |
| 579 | /* 2082 */ "F18_F\000" |
| 580 | /* 2088 */ "F28_F\000" |
| 581 | /* 2094 */ "F8_F\000" |
| 582 | /* 2099 */ "F19_F\000" |
| 583 | /* 2105 */ "F29_F\000" |
| 584 | /* 2111 */ "F9_F\000" |
| 585 | /* 2116 */ "F10_H\000" |
| 586 | /* 2122 */ "X10_H\000" |
| 587 | /* 2128 */ "F20_H\000" |
| 588 | /* 2134 */ "X20_H\000" |
| 589 | /* 2140 */ "F30_H\000" |
| 590 | /* 2146 */ "X30_H\000" |
| 591 | /* 2152 */ "F0_H\000" |
| 592 | /* 2157 */ "X0_H\000" |
| 593 | /* 2162 */ "F11_H\000" |
| 594 | /* 2168 */ "X11_H\000" |
| 595 | /* 2174 */ "F21_H\000" |
| 596 | /* 2180 */ "X21_H\000" |
| 597 | /* 2186 */ "F31_H\000" |
| 598 | /* 2192 */ "X31_H\000" |
| 599 | /* 2198 */ "F1_H\000" |
| 600 | /* 2203 */ "X1_H\000" |
| 601 | /* 2208 */ "F12_H\000" |
| 602 | /* 2214 */ "X12_H\000" |
| 603 | /* 2220 */ "F22_H\000" |
| 604 | /* 2226 */ "X22_H\000" |
| 605 | /* 2232 */ "F2_H\000" |
| 606 | /* 2237 */ "X2_H\000" |
| 607 | /* 2242 */ "F13_H\000" |
| 608 | /* 2248 */ "X13_H\000" |
| 609 | /* 2254 */ "F23_H\000" |
| 610 | /* 2260 */ "X23_H\000" |
| 611 | /* 2266 */ "F3_H\000" |
| 612 | /* 2271 */ "X3_H\000" |
| 613 | /* 2276 */ "F14_H\000" |
| 614 | /* 2282 */ "X14_H\000" |
| 615 | /* 2288 */ "F24_H\000" |
| 616 | /* 2294 */ "X24_H\000" |
| 617 | /* 2300 */ "F4_H\000" |
| 618 | /* 2305 */ "X4_H\000" |
| 619 | /* 2310 */ "F15_H\000" |
| 620 | /* 2316 */ "X15_H\000" |
| 621 | /* 2322 */ "F25_H\000" |
| 622 | /* 2328 */ "X25_H\000" |
| 623 | /* 2334 */ "F5_H\000" |
| 624 | /* 2339 */ "X5_H\000" |
| 625 | /* 2344 */ "F16_H\000" |
| 626 | /* 2350 */ "X16_H\000" |
| 627 | /* 2356 */ "F26_H\000" |
| 628 | /* 2362 */ "X26_H\000" |
| 629 | /* 2368 */ "F6_H\000" |
| 630 | /* 2373 */ "X6_H\000" |
| 631 | /* 2378 */ "F17_H\000" |
| 632 | /* 2384 */ "X17_H\000" |
| 633 | /* 2390 */ "F27_H\000" |
| 634 | /* 2396 */ "X27_H\000" |
| 635 | /* 2402 */ "F7_H\000" |
| 636 | /* 2407 */ "X7_H\000" |
| 637 | /* 2412 */ "F18_H\000" |
| 638 | /* 2418 */ "X18_H\000" |
| 639 | /* 2424 */ "F28_H\000" |
| 640 | /* 2430 */ "X28_H\000" |
| 641 | /* 2436 */ "F8_H\000" |
| 642 | /* 2441 */ "X8_H\000" |
| 643 | /* 2446 */ "F19_H\000" |
| 644 | /* 2452 */ "X19_H\000" |
| 645 | /* 2458 */ "F29_H\000" |
| 646 | /* 2464 */ "X29_H\000" |
| 647 | /* 2470 */ "F9_H\000" |
| 648 | /* 2475 */ "X9_H\000" |
| 649 | /* 2480 */ "VL\000" |
| 650 | /* 2483 */ "FRM\000" |
| 651 | /* 2487 */ "VXRM\000" |
| 652 | /* 2492 */ "SSP\000" |
| 653 | /* 2496 */ "F10_Q\000" |
| 654 | /* 2502 */ "F20_Q\000" |
| 655 | /* 2508 */ "F30_Q\000" |
| 656 | /* 2514 */ "F0_Q\000" |
| 657 | /* 2519 */ "F11_Q\000" |
| 658 | /* 2525 */ "F21_Q\000" |
| 659 | /* 2531 */ "F31_Q\000" |
| 660 | /* 2537 */ "F1_Q\000" |
| 661 | /* 2542 */ "F12_Q\000" |
| 662 | /* 2548 */ "F22_Q\000" |
| 663 | /* 2554 */ "F2_Q\000" |
| 664 | /* 2559 */ "F13_Q\000" |
| 665 | /* 2565 */ "F23_Q\000" |
| 666 | /* 2571 */ "F3_Q\000" |
| 667 | /* 2576 */ "F14_Q\000" |
| 668 | /* 2582 */ "F24_Q\000" |
| 669 | /* 2588 */ "F4_Q\000" |
| 670 | /* 2593 */ "F15_Q\000" |
| 671 | /* 2599 */ "F25_Q\000" |
| 672 | /* 2605 */ "F5_Q\000" |
| 673 | /* 2610 */ "F16_Q\000" |
| 674 | /* 2616 */ "F26_Q\000" |
| 675 | /* 2622 */ "F6_Q\000" |
| 676 | /* 2627 */ "F17_Q\000" |
| 677 | /* 2633 */ "F27_Q\000" |
| 678 | /* 2639 */ "F7_Q\000" |
| 679 | /* 2644 */ "F18_Q\000" |
| 680 | /* 2650 */ "F28_Q\000" |
| 681 | /* 2656 */ "F8_Q\000" |
| 682 | /* 2661 */ "F19_Q\000" |
| 683 | /* 2667 */ "F29_Q\000" |
| 684 | /* 2673 */ "F9_Q\000" |
| 685 | /* 2678 */ "FCSR\000" |
| 686 | /* 2683 */ "FFLAGS\000" |
| 687 | /* 2690 */ "VXSAT\000" |
| 688 | /* 2696 */ "X10_W\000" |
| 689 | /* 2702 */ "X20_W\000" |
| 690 | /* 2708 */ "X30_W\000" |
| 691 | /* 2714 */ "X0_W\000" |
| 692 | /* 2719 */ "X11_W\000" |
| 693 | /* 2725 */ "X21_W\000" |
| 694 | /* 2731 */ "X31_W\000" |
| 695 | /* 2737 */ "X1_W\000" |
| 696 | /* 2742 */ "X12_W\000" |
| 697 | /* 2748 */ "X22_W\000" |
| 698 | /* 2754 */ "X2_W\000" |
| 699 | /* 2759 */ "X13_W\000" |
| 700 | /* 2765 */ "X23_W\000" |
| 701 | /* 2771 */ "X3_W\000" |
| 702 | /* 2776 */ "X14_W\000" |
| 703 | /* 2782 */ "X24_W\000" |
| 704 | /* 2788 */ "X4_W\000" |
| 705 | /* 2793 */ "X15_W\000" |
| 706 | /* 2799 */ "X25_W\000" |
| 707 | /* 2805 */ "X5_W\000" |
| 708 | /* 2810 */ "X16_W\000" |
| 709 | /* 2816 */ "X26_W\000" |
| 710 | /* 2822 */ "X6_W\000" |
| 711 | /* 2827 */ "X17_W\000" |
| 712 | /* 2833 */ "X27_W\000" |
| 713 | /* 2839 */ "X7_W\000" |
| 714 | /* 2844 */ "X18_W\000" |
| 715 | /* 2850 */ "X28_W\000" |
| 716 | /* 2856 */ "X8_W\000" |
| 717 | /* 2861 */ "X19_W\000" |
| 718 | /* 2867 */ "X29_W\000" |
| 719 | /* 2873 */ "X9_W\000" |
| 720 | /* 2878 */ "X10_Y\000" |
| 721 | /* 2884 */ "X20_Y\000" |
| 722 | /* 2890 */ "X30_Y\000" |
| 723 | /* 2896 */ "X0_Y\000" |
| 724 | /* 2901 */ "X11_Y\000" |
| 725 | /* 2907 */ "X21_Y\000" |
| 726 | /* 2913 */ "X31_Y\000" |
| 727 | /* 2919 */ "X1_Y\000" |
| 728 | /* 2924 */ "X12_Y\000" |
| 729 | /* 2930 */ "X22_Y\000" |
| 730 | /* 2936 */ "X2_Y\000" |
| 731 | /* 2941 */ "X13_Y\000" |
| 732 | /* 2947 */ "X23_Y\000" |
| 733 | /* 2953 */ "X3_Y\000" |
| 734 | /* 2958 */ "X14_Y\000" |
| 735 | /* 2964 */ "X24_Y\000" |
| 736 | /* 2970 */ "X4_Y\000" |
| 737 | /* 2975 */ "X15_Y\000" |
| 738 | /* 2981 */ "X25_Y\000" |
| 739 | /* 2987 */ "X5_Y\000" |
| 740 | /* 2992 */ "X16_Y\000" |
| 741 | /* 2998 */ "X26_Y\000" |
| 742 | /* 3004 */ "X6_Y\000" |
| 743 | /* 3009 */ "X17_Y\000" |
| 744 | /* 3015 */ "X27_Y\000" |
| 745 | /* 3021 */ "X7_Y\000" |
| 746 | /* 3026 */ "X18_Y\000" |
| 747 | /* 3032 */ "X28_Y\000" |
| 748 | /* 3038 */ "X8_Y\000" |
| 749 | /* 3043 */ "X19_Y\000" |
| 750 | /* 3049 */ "X29_Y\000" |
| 751 | /* 3055 */ "X9_Y\000" |
| 752 | /* 3060 */ "X0_Pair\000" |
| 753 | }; |
| 754 | #ifdef __GNUC__ |
| 755 | #pragma GCC diagnostic pop |
| 756 | #endif |
| 757 | |
| 758 | extern const MCRegisterDesc RISCVRegDesc[] = { // Descriptors |
| 759 | { .Name: 3, .SubRegs: 0, .SuperRegs: 0, .SubRegIndices: 0, .RegUnits: 0, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 760 | { .Name: 2678, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4096, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 761 | { .Name: 2683, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4097, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 762 | { .Name: 2483, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4098, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 763 | { .Name: 1920, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4099, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 764 | { .Name: 2492, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4100, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 765 | { .Name: 2480, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4101, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 766 | { .Name: 1726, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4102, .RegUnitLaneMasks: 38, .IsConstant: 1, .IsArtificial: 0 }, |
| 767 | { .Name: 1914, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4103, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 768 | { .Name: 2487, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4104, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 769 | { .Name: 2690, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4105, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 770 | { .Name: 105, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4106, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 771 | { .Name: 235, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4107, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 772 | { .Name: 339, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4108, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 773 | { .Name: 958, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4109, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 774 | { .Name: 1064, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4110, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 775 | { .Name: 1242, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4111, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 776 | { .Name: 1343, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4112, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 777 | { .Name: 1453, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4113, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 778 | { .Name: 108, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4114, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 779 | { .Name: 238, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4115, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 780 | { .Name: 863, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4116, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 781 | { .Name: 961, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4117, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 782 | { .Name: 1139, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4118, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 783 | { .Name: 1245, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4119, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 784 | { .Name: 1346, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4120, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 785 | { .Name: 1456, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4121, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 786 | { .Name: 1583, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4122, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 787 | { .Name: 1693, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4123, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 788 | { .Name: 0, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4124, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 789 | { .Name: 117, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4125, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 790 | { .Name: 250, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4126, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 791 | { .Name: 878, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4127, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 792 | { .Name: 982, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4128, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 793 | { .Name: 1160, .SubRegs: 1, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4129, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 794 | { .Name: 111, .SubRegs: 1, .SuperRegs: 31, .SubRegIndices: 4, .RegUnits: 4130, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 795 | { .Name: 244, .SubRegs: 1, .SuperRegs: 6252, .SubRegIndices: 4, .RegUnits: 4131, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 796 | { .Name: 872, .SubRegs: 1, .SuperRegs: 5927, .SubRegIndices: 4, .RegUnits: 4132, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 797 | { .Name: 973, .SubRegs: 1, .SuperRegs: 4914, .SubRegIndices: 4, .RegUnits: 4133, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 798 | { .Name: 1154, .SubRegs: 1, .SuperRegs: 4871, .SubRegIndices: 4, .RegUnits: 4134, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 799 | { .Name: 1263, .SubRegs: 1, .SuperRegs: 3637, .SubRegIndices: 4, .RegUnits: 4135, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 800 | { .Name: 1367, .SubRegs: 1, .SuperRegs: 3275, .SubRegIndices: 4, .RegUnits: 4136, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 801 | { .Name: 1480, .SubRegs: 1, .SuperRegs: 2106, .SubRegIndices: 4, .RegUnits: 4137, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 802 | { .Name: 1607, .SubRegs: 1, .SuperRegs: 2156, .SubRegIndices: 4, .RegUnits: 4138, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 803 | { .Name: 1717, .SubRegs: 1, .SuperRegs: 2426, .SubRegIndices: 4, .RegUnits: 4139, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 804 | { .Name: 25, .SubRegs: 1, .SuperRegs: 2056, .SubRegIndices: 4, .RegUnits: 4140, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 805 | { .Name: 143, .SubRegs: 1, .SuperRegs: 2341, .SubRegIndices: 4, .RegUnits: 4141, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 806 | { .Name: 277, .SubRegs: 1, .SuperRegs: 2291, .SubRegIndices: 4, .RegUnits: 4142, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 807 | { .Name: 906, .SubRegs: 1, .SuperRegs: 2697, .SubRegIndices: 4, .RegUnits: 4143, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 808 | { .Name: 1011, .SubRegs: 1, .SuperRegs: 2241, .SubRegIndices: 4, .RegUnits: 4144, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 809 | { .Name: 1190, .SubRegs: 1, .SuperRegs: 2612, .SubRegIndices: 4, .RegUnits: 4145, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 810 | { .Name: 1299, .SubRegs: 1, .SuperRegs: 2562, .SubRegIndices: 4, .RegUnits: 4146, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 811 | { .Name: 1401, .SubRegs: 1, .SuperRegs: 2968, .SubRegIndices: 4, .RegUnits: 4147, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 812 | { .Name: 1517, .SubRegs: 1, .SuperRegs: 2512, .SubRegIndices: 4, .RegUnits: 4148, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 813 | { .Name: 1641, .SubRegs: 1, .SuperRegs: 2883, .SubRegIndices: 4, .RegUnits: 4149, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 814 | { .Name: 61, .SubRegs: 1, .SuperRegs: 2833, .SubRegIndices: 4, .RegUnits: 4150, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 815 | { .Name: 183, .SubRegs: 1, .SuperRegs: 3189, .SubRegIndices: 4, .RegUnits: 4151, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 816 | { .Name: 313, .SubRegs: 1, .SuperRegs: 2783, .SubRegIndices: 4, .RegUnits: 4152, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 817 | { .Name: 946, .SubRegs: 1, .SuperRegs: 3104, .SubRegIndices: 4, .RegUnits: 4153, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 818 | { .Name: 1047, .SubRegs: 1, .SuperRegs: 3054, .SubRegIndices: 4, .RegUnits: 4154, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 819 | { .Name: 1230, .SubRegs: 1, .SuperRegs: 4335, .SubRegIndices: 4, .RegUnits: 4155, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 820 | { .Name: 1335, .SubRegs: 1, .SuperRegs: 4451, .SubRegIndices: 4, .RegUnits: 4156, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 821 | { .Name: 1441, .SubRegs: 1, .SuperRegs: 5458, .SubRegIndices: 4, .RegUnits: 4157, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 822 | { .Name: 1553, .SubRegs: 1, .SuperRegs: 5501, .SubRegIndices: 4, .RegUnits: 4158, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 823 | { .Name: 1681, .SubRegs: 1, .SuperRegs: 6140, .SubRegIndices: 4, .RegUnits: 4159, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 824 | { .Name: 97, .SubRegs: 1, .SuperRegs: 6363, .SubRegIndices: 4, .RegUnits: 4160, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 825 | { .Name: 223, .SubRegs: 1, .SuperRegs: 16, .SubRegIndices: 4, .RegUnits: 4161, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 826 | { .Name: 114, .SubRegs: 1432, .SuperRegs: 5695, .SubRegIndices: 2, .RegUnits: 4162, .RegUnitLaneMasks: 0, .IsConstant: 1, .IsArtificial: 0 }, |
| 827 | { .Name: 247, .SubRegs: 1432, .SuperRegs: 6419, .SubRegIndices: 2, .RegUnits: 4163, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 828 | { .Name: 875, .SubRegs: 1432, .SuperRegs: 5908, .SubRegIndices: 2, .RegUnits: 4164, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 829 | { .Name: 979, .SubRegs: 1432, .SuperRegs: 5903, .SubRegIndices: 2, .RegUnits: 4165, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 830 | { .Name: 1157, .SubRegs: 1432, .SuperRegs: 5903, .SubRegIndices: 2, .RegUnits: 4166, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 831 | { .Name: 1269, .SubRegs: 1432, .SuperRegs: 5898, .SubRegIndices: 2, .RegUnits: 4167, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 832 | { .Name: 1370, .SubRegs: 1432, .SuperRegs: 5898, .SubRegIndices: 2, .RegUnits: 4168, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 833 | { .Name: 1486, .SubRegs: 1432, .SuperRegs: 5893, .SubRegIndices: 2, .RegUnits: 4169, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 834 | { .Name: 1610, .SubRegs: 1432, .SuperRegs: 5893, .SubRegIndices: 2, .RegUnits: 4170, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 835 | { .Name: 1723, .SubRegs: 1432, .SuperRegs: 5888, .SubRegIndices: 2, .RegUnits: 4171, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 836 | { .Name: 29, .SubRegs: 1432, .SuperRegs: 5888, .SubRegIndices: 2, .RegUnits: 4172, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 837 | { .Name: 151, .SubRegs: 1432, .SuperRegs: 5879, .SubRegIndices: 2, .RegUnits: 4173, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 838 | { .Name: 281, .SubRegs: 1432, .SuperRegs: 5879, .SubRegIndices: 2, .RegUnits: 4174, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 839 | { .Name: 914, .SubRegs: 1432, .SuperRegs: 5833, .SubRegIndices: 2, .RegUnits: 4175, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 840 | { .Name: 1015, .SubRegs: 1432, .SuperRegs: 5833, .SubRegIndices: 2, .RegUnits: 4176, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 841 | { .Name: 1198, .SubRegs: 1432, .SuperRegs: 5816, .SubRegIndices: 2, .RegUnits: 4177, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 842 | { .Name: 1303, .SubRegs: 1432, .SuperRegs: 5816, .SubRegIndices: 2, .RegUnits: 4178, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 843 | { .Name: 1409, .SubRegs: 1432, .SuperRegs: 5799, .SubRegIndices: 2, .RegUnits: 4179, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 844 | { .Name: 1521, .SubRegs: 1432, .SuperRegs: 5799, .SubRegIndices: 2, .RegUnits: 4180, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 845 | { .Name: 1649, .SubRegs: 1432, .SuperRegs: 5782, .SubRegIndices: 2, .RegUnits: 4181, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 846 | { .Name: 65, .SubRegs: 1432, .SuperRegs: 5782, .SubRegIndices: 2, .RegUnits: 4182, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 847 | { .Name: 191, .SubRegs: 1432, .SuperRegs: 5769, .SubRegIndices: 2, .RegUnits: 4183, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 848 | { .Name: 317, .SubRegs: 1432, .SuperRegs: 5769, .SubRegIndices: 2, .RegUnits: 4184, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 849 | { .Name: 954, .SubRegs: 1432, .SuperRegs: 5760, .SubRegIndices: 2, .RegUnits: 4185, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 850 | { .Name: 1051, .SubRegs: 1432, .SuperRegs: 5760, .SubRegIndices: 2, .RegUnits: 4186, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 851 | { .Name: 1238, .SubRegs: 1432, .SuperRegs: 5755, .SubRegIndices: 2, .RegUnits: 4187, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 852 | { .Name: 1339, .SubRegs: 1432, .SuperRegs: 5755, .SubRegIndices: 2, .RegUnits: 4188, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 853 | { .Name: 1449, .SubRegs: 1432, .SuperRegs: 5750, .SubRegIndices: 2, .RegUnits: 4189, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 854 | { .Name: 1557, .SubRegs: 1432, .SuperRegs: 5750, .SubRegIndices: 2, .RegUnits: 4190, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 855 | { .Name: 1689, .SubRegs: 1432, .SuperRegs: 5745, .SubRegIndices: 2, .RegUnits: 4191, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 856 | { .Name: 101, .SubRegs: 1432, .SuperRegs: 5745, .SubRegIndices: 2, .RegUnits: 4192, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 857 | { .Name: 231, .SubRegs: 1432, .SuperRegs: 5740, .SubRegIndices: 2, .RegUnits: 4193, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 858 | { .Name: 1750, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4194, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 859 | { .Name: 1773, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4195, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 860 | { .Name: 1790, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4196, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 861 | { .Name: 1807, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4197, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 862 | { .Name: 1824, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4198, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 863 | { .Name: 1841, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4199, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 864 | { .Name: 1858, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4200, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 865 | { .Name: 1875, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4201, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 866 | { .Name: 1892, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4202, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 867 | { .Name: 1909, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4203, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 868 | { .Name: 1732, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4204, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 869 | { .Name: 1755, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4205, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 870 | { .Name: 1778, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4206, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 871 | { .Name: 1795, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4207, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 872 | { .Name: 1812, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4208, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 873 | { .Name: 1829, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4209, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 874 | { .Name: 1846, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4210, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 875 | { .Name: 1863, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4211, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 876 | { .Name: 1880, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4212, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 877 | { .Name: 1897, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4213, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 878 | { .Name: 1738, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4214, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 879 | { .Name: 1761, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4215, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 880 | { .Name: 1784, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4216, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 881 | { .Name: 1801, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4217, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 882 | { .Name: 1818, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4218, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 883 | { .Name: 1835, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4219, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 884 | { .Name: 1852, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4220, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 885 | { .Name: 1869, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4221, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 886 | { .Name: 1886, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4222, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 887 | { .Name: 1903, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4223, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 888 | { .Name: 1744, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4224, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 889 | { .Name: 1767, .SubRegs: 5690, .SuperRegs: 6242, .SubRegIndices: 2, .RegUnits: 4225, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 890 | { .Name: 1952, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4194, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 891 | { .Name: 1975, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4195, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 892 | { .Name: 1992, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4196, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 893 | { .Name: 2009, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4197, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 894 | { .Name: 2026, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4198, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 895 | { .Name: 2043, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4199, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 896 | { .Name: 2060, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4200, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 897 | { .Name: 2077, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4201, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 898 | { .Name: 2094, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4202, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 899 | { .Name: 2111, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4203, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 900 | { .Name: 1934, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4204, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 901 | { .Name: 1957, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4205, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 902 | { .Name: 1980, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4206, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 903 | { .Name: 1997, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4207, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 904 | { .Name: 2014, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4208, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 905 | { .Name: 2031, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4209, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 906 | { .Name: 2048, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4210, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 907 | { .Name: 2065, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4211, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 908 | { .Name: 2082, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4212, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 909 | { .Name: 2099, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4213, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 910 | { .Name: 1940, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4214, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 911 | { .Name: 1963, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4215, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 912 | { .Name: 1986, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4216, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 913 | { .Name: 2003, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4217, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 914 | { .Name: 2020, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4218, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 915 | { .Name: 2037, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4219, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 916 | { .Name: 2054, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4220, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 917 | { .Name: 2071, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4221, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 918 | { .Name: 2088, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4222, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 919 | { .Name: 2105, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4223, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 920 | { .Name: 1946, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4224, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 921 | { .Name: 1969, .SubRegs: 5691, .SuperRegs: 6241, .SubRegIndices: 3, .RegUnits: 4225, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 922 | { .Name: 2152, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4194, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 923 | { .Name: 2198, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4195, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 924 | { .Name: 2232, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4196, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 925 | { .Name: 2266, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4197, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 926 | { .Name: 2300, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4198, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 927 | { .Name: 2334, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4199, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 928 | { .Name: 2368, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4200, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 929 | { .Name: 2402, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4201, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 930 | { .Name: 2436, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4202, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 931 | { .Name: 2470, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4203, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 932 | { .Name: 2116, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4204, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 933 | { .Name: 2162, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4205, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 934 | { .Name: 2208, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4206, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 935 | { .Name: 2242, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4207, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 936 | { .Name: 2276, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4208, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 937 | { .Name: 2310, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4209, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 938 | { .Name: 2344, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4210, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 939 | { .Name: 2378, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4211, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 940 | { .Name: 2412, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4212, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 941 | { .Name: 2446, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4213, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 942 | { .Name: 2128, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4214, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 943 | { .Name: 2174, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4215, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 944 | { .Name: 2220, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4216, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 945 | { .Name: 2254, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4217, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 946 | { .Name: 2288, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4218, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 947 | { .Name: 2322, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4219, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 948 | { .Name: 2356, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4220, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 949 | { .Name: 2390, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4221, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 950 | { .Name: 2424, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4222, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 951 | { .Name: 2458, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4223, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 952 | { .Name: 2140, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4224, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 953 | { .Name: 2186, .SubRegs: 1, .SuperRegs: 6240, .SubRegIndices: 4, .RegUnits: 4225, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 954 | { .Name: 2514, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4194, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 955 | { .Name: 2537, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4195, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 956 | { .Name: 2554, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4196, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 957 | { .Name: 2571, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4197, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 958 | { .Name: 2588, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4198, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 959 | { .Name: 2605, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4199, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 960 | { .Name: 2622, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4200, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 961 | { .Name: 2639, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4201, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 962 | { .Name: 2656, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4202, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 963 | { .Name: 2673, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4203, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 964 | { .Name: 2496, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4204, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 965 | { .Name: 2519, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4205, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 966 | { .Name: 2542, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4206, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 967 | { .Name: 2559, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4207, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 968 | { .Name: 2576, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4208, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 969 | { .Name: 2593, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4209, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 970 | { .Name: 2610, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4210, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 971 | { .Name: 2627, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4211, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 972 | { .Name: 2644, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4212, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 973 | { .Name: 2661, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4213, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 974 | { .Name: 2502, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4214, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 975 | { .Name: 2525, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4215, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 976 | { .Name: 2548, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4216, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 977 | { .Name: 2565, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4217, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 978 | { .Name: 2582, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4218, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 979 | { .Name: 2599, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4219, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 980 | { .Name: 2616, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4220, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 981 | { .Name: 2633, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4221, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 982 | { .Name: 2650, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4222, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 983 | { .Name: 2667, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4223, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 984 | { .Name: 2508, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4224, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 985 | { .Name: 2531, .SubRegs: 5689, .SuperRegs: 6243, .SubRegIndices: 1, .RegUnits: 4225, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 986 | { .Name: 2157, .SubRegs: 1, .SuperRegs: 5693, .SubRegIndices: 4, .RegUnits: 4162, .RegUnitLaneMasks: 38, .IsConstant: 1, .IsArtificial: 0 }, |
| 987 | { .Name: 2203, .SubRegs: 1, .SuperRegs: 6417, .SubRegIndices: 4, .RegUnits: 4163, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 988 | { .Name: 2237, .SubRegs: 1, .SuperRegs: 5906, .SubRegIndices: 4, .RegUnits: 4164, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 989 | { .Name: 2271, .SubRegs: 1, .SuperRegs: 5901, .SubRegIndices: 4, .RegUnits: 4165, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 990 | { .Name: 2305, .SubRegs: 1, .SuperRegs: 5901, .SubRegIndices: 4, .RegUnits: 4166, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 991 | { .Name: 2339, .SubRegs: 1, .SuperRegs: 5896, .SubRegIndices: 4, .RegUnits: 4167, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 992 | { .Name: 2373, .SubRegs: 1, .SuperRegs: 5896, .SubRegIndices: 4, .RegUnits: 4168, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 993 | { .Name: 2407, .SubRegs: 1, .SuperRegs: 5891, .SubRegIndices: 4, .RegUnits: 4169, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 994 | { .Name: 2441, .SubRegs: 1, .SuperRegs: 5891, .SubRegIndices: 4, .RegUnits: 4170, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 995 | { .Name: 2475, .SubRegs: 1, .SuperRegs: 5886, .SubRegIndices: 4, .RegUnits: 4171, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 996 | { .Name: 2122, .SubRegs: 1, .SuperRegs: 5886, .SubRegIndices: 4, .RegUnits: 4172, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 997 | { .Name: 2168, .SubRegs: 1, .SuperRegs: 5877, .SubRegIndices: 4, .RegUnits: 4173, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 998 | { .Name: 2214, .SubRegs: 1, .SuperRegs: 5877, .SubRegIndices: 4, .RegUnits: 4174, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 999 | { .Name: 2248, .SubRegs: 1, .SuperRegs: 5831, .SubRegIndices: 4, .RegUnits: 4175, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1000 | { .Name: 2282, .SubRegs: 1, .SuperRegs: 5831, .SubRegIndices: 4, .RegUnits: 4176, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1001 | { .Name: 2316, .SubRegs: 1, .SuperRegs: 5814, .SubRegIndices: 4, .RegUnits: 4177, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1002 | { .Name: 2350, .SubRegs: 1, .SuperRegs: 5814, .SubRegIndices: 4, .RegUnits: 4178, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1003 | { .Name: 2384, .SubRegs: 1, .SuperRegs: 5797, .SubRegIndices: 4, .RegUnits: 4179, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1004 | { .Name: 2418, .SubRegs: 1, .SuperRegs: 5797, .SubRegIndices: 4, .RegUnits: 4180, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1005 | { .Name: 2452, .SubRegs: 1, .SuperRegs: 5780, .SubRegIndices: 4, .RegUnits: 4181, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1006 | { .Name: 2134, .SubRegs: 1, .SuperRegs: 5780, .SubRegIndices: 4, .RegUnits: 4182, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1007 | { .Name: 2180, .SubRegs: 1, .SuperRegs: 5767, .SubRegIndices: 4, .RegUnits: 4183, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1008 | { .Name: 2226, .SubRegs: 1, .SuperRegs: 5767, .SubRegIndices: 4, .RegUnits: 4184, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1009 | { .Name: 2260, .SubRegs: 1, .SuperRegs: 5758, .SubRegIndices: 4, .RegUnits: 4185, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1010 | { .Name: 2294, .SubRegs: 1, .SuperRegs: 5758, .SubRegIndices: 4, .RegUnits: 4186, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1011 | { .Name: 2328, .SubRegs: 1, .SuperRegs: 5753, .SubRegIndices: 4, .RegUnits: 4187, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1012 | { .Name: 2362, .SubRegs: 1, .SuperRegs: 5753, .SubRegIndices: 4, .RegUnits: 4188, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1013 | { .Name: 2396, .SubRegs: 1, .SuperRegs: 5748, .SubRegIndices: 4, .RegUnits: 4189, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1014 | { .Name: 2430, .SubRegs: 1, .SuperRegs: 5748, .SubRegIndices: 4, .RegUnits: 4190, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1015 | { .Name: 2464, .SubRegs: 1, .SuperRegs: 5743, .SubRegIndices: 4, .RegUnits: 4191, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1016 | { .Name: 2146, .SubRegs: 1, .SuperRegs: 5743, .SubRegIndices: 4, .RegUnits: 4192, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1017 | { .Name: 2192, .SubRegs: 1, .SuperRegs: 5738, .SubRegIndices: 4, .RegUnits: 4193, .RegUnitLaneMasks: 38, .IsConstant: 0, .IsArtificial: 0 }, |
| 1018 | { .Name: 3060, .SubRegs: 1435, .SuperRegs: 1, .SubRegIndices: 7, .RegUnits: 4162, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1019 | { .Name: 2714, .SubRegs: 1433, .SuperRegs: 5694, .SubRegIndices: 3, .RegUnits: 4162, .RegUnitLaneMasks: 0, .IsConstant: 1, .IsArtificial: 0 }, |
| 1020 | { .Name: 2737, .SubRegs: 1433, .SuperRegs: 6418, .SubRegIndices: 3, .RegUnits: 4163, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1021 | { .Name: 2754, .SubRegs: 1433, .SuperRegs: 5907, .SubRegIndices: 3, .RegUnits: 4164, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1022 | { .Name: 2771, .SubRegs: 1433, .SuperRegs: 5902, .SubRegIndices: 3, .RegUnits: 4165, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1023 | { .Name: 2788, .SubRegs: 1433, .SuperRegs: 5902, .SubRegIndices: 3, .RegUnits: 4166, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1024 | { .Name: 2805, .SubRegs: 1433, .SuperRegs: 5897, .SubRegIndices: 3, .RegUnits: 4167, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1025 | { .Name: 2822, .SubRegs: 1433, .SuperRegs: 5897, .SubRegIndices: 3, .RegUnits: 4168, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1026 | { .Name: 2839, .SubRegs: 1433, .SuperRegs: 5892, .SubRegIndices: 3, .RegUnits: 4169, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1027 | { .Name: 2856, .SubRegs: 1433, .SuperRegs: 5892, .SubRegIndices: 3, .RegUnits: 4170, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1028 | { .Name: 2873, .SubRegs: 1433, .SuperRegs: 5887, .SubRegIndices: 3, .RegUnits: 4171, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1029 | { .Name: 2696, .SubRegs: 1433, .SuperRegs: 5887, .SubRegIndices: 3, .RegUnits: 4172, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1030 | { .Name: 2719, .SubRegs: 1433, .SuperRegs: 5878, .SubRegIndices: 3, .RegUnits: 4173, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1031 | { .Name: 2742, .SubRegs: 1433, .SuperRegs: 5878, .SubRegIndices: 3, .RegUnits: 4174, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1032 | { .Name: 2759, .SubRegs: 1433, .SuperRegs: 5832, .SubRegIndices: 3, .RegUnits: 4175, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1033 | { .Name: 2776, .SubRegs: 1433, .SuperRegs: 5832, .SubRegIndices: 3, .RegUnits: 4176, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1034 | { .Name: 2793, .SubRegs: 1433, .SuperRegs: 5815, .SubRegIndices: 3, .RegUnits: 4177, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1035 | { .Name: 2810, .SubRegs: 1433, .SuperRegs: 5815, .SubRegIndices: 3, .RegUnits: 4178, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1036 | { .Name: 2827, .SubRegs: 1433, .SuperRegs: 5798, .SubRegIndices: 3, .RegUnits: 4179, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1037 | { .Name: 2844, .SubRegs: 1433, .SuperRegs: 5798, .SubRegIndices: 3, .RegUnits: 4180, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1038 | { .Name: 2861, .SubRegs: 1433, .SuperRegs: 5781, .SubRegIndices: 3, .RegUnits: 4181, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1039 | { .Name: 2702, .SubRegs: 1433, .SuperRegs: 5781, .SubRegIndices: 3, .RegUnits: 4182, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1040 | { .Name: 2725, .SubRegs: 1433, .SuperRegs: 5768, .SubRegIndices: 3, .RegUnits: 4183, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1041 | { .Name: 2748, .SubRegs: 1433, .SuperRegs: 5768, .SubRegIndices: 3, .RegUnits: 4184, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1042 | { .Name: 2765, .SubRegs: 1433, .SuperRegs: 5759, .SubRegIndices: 3, .RegUnits: 4185, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1043 | { .Name: 2782, .SubRegs: 1433, .SuperRegs: 5759, .SubRegIndices: 3, .RegUnits: 4186, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1044 | { .Name: 2799, .SubRegs: 1433, .SuperRegs: 5754, .SubRegIndices: 3, .RegUnits: 4187, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1045 | { .Name: 2816, .SubRegs: 1433, .SuperRegs: 5754, .SubRegIndices: 3, .RegUnits: 4188, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1046 | { .Name: 2833, .SubRegs: 1433, .SuperRegs: 5749, .SubRegIndices: 3, .RegUnits: 4189, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1047 | { .Name: 2850, .SubRegs: 1433, .SuperRegs: 5749, .SubRegIndices: 3, .RegUnits: 4190, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1048 | { .Name: 2867, .SubRegs: 1433, .SuperRegs: 5744, .SubRegIndices: 3, .RegUnits: 4191, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1049 | { .Name: 2708, .SubRegs: 1433, .SuperRegs: 5744, .SubRegIndices: 3, .RegUnits: 4192, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1050 | { .Name: 2731, .SubRegs: 1433, .SuperRegs: 5739, .SubRegIndices: 3, .RegUnits: 4193, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1051 | { .Name: 2896, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4162, .RegUnitLaneMasks: 0, .IsConstant: 1, .IsArtificial: 0 }, |
| 1052 | { .Name: 2919, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4163, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1053 | { .Name: 2936, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4164, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1054 | { .Name: 2953, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4165, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1055 | { .Name: 2970, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4166, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1056 | { .Name: 2987, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4167, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1057 | { .Name: 3004, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4168, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1058 | { .Name: 3021, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4169, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1059 | { .Name: 3038, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4170, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1060 | { .Name: 3055, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4171, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1061 | { .Name: 2878, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4172, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1062 | { .Name: 2901, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4173, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1063 | { .Name: 2924, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4174, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1064 | { .Name: 2941, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4175, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1065 | { .Name: 2958, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4176, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1066 | { .Name: 2975, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4177, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1067 | { .Name: 2992, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4178, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1068 | { .Name: 3009, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4179, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1069 | { .Name: 3026, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4180, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1070 | { .Name: 3043, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4181, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1071 | { .Name: 2884, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4182, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1072 | { .Name: 2907, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4183, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1073 | { .Name: 2930, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4184, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1074 | { .Name: 2947, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4185, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1075 | { .Name: 2964, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4186, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1076 | { .Name: 2981, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4187, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1077 | { .Name: 2998, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4188, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1078 | { .Name: 3015, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4189, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1079 | { .Name: 3032, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4190, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1080 | { .Name: 3049, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4191, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1081 | { .Name: 2890, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4192, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1082 | { .Name: 2913, .SubRegs: 1431, .SuperRegs: 1, .SubRegIndices: 4, .RegUnits: 4193, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1083 | { .Name: 670, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4194, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1084 | { .Name: 697, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4195, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1085 | { .Name: 717, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4196, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1086 | { .Name: 737, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4197, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1087 | { .Name: 757, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4198, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1088 | { .Name: 777, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4199, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1089 | { .Name: 797, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4200, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1090 | { .Name: 817, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4201, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1091 | { .Name: 837, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4202, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1092 | { .Name: 857, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4203, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1093 | { .Name: 649, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4204, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1094 | { .Name: 676, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4205, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1095 | { .Name: 703, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4206, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1096 | { .Name: 723, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4207, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1097 | { .Name: 743, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4208, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1098 | { .Name: 763, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4209, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1099 | { .Name: 783, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4210, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1100 | { .Name: 803, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4211, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1101 | { .Name: 823, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4212, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1102 | { .Name: 843, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4213, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1103 | { .Name: 656, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4214, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1104 | { .Name: 683, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4215, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1105 | { .Name: 710, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4216, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1106 | { .Name: 730, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4217, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1107 | { .Name: 750, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4218, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1108 | { .Name: 770, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4219, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1109 | { .Name: 790, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4220, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1110 | { .Name: 810, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4221, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1111 | { .Name: 830, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4222, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1112 | { .Name: 850, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4223, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1113 | { .Name: 663, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4224, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1114 | { .Name: 690, .SubRegs: 5688, .SuperRegs: 1, .SubRegIndices: 0, .RegUnits: 4225, .RegUnitLaneMasks: 0, .IsConstant: 0, .IsArtificial: 0 }, |
| 1115 | { .Name: 390, .SubRegs: 1602, .SuperRegs: 53, .SubRegIndices: 10, .RegUnits: 6463522, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1116 | { .Name: 1067, .SubRegs: 1583, .SuperRegs: 5911, .SubRegIndices: 12, .RegUnits: 6860834, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1117 | { .Name: 1561, .SubRegs: 1590, .SuperRegs: 1, .SubRegIndices: 18, .RegUnits: 6844450, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1118 | { .Name: 446, .SubRegs: 1587, .SuperRegs: 5714, .SubRegIndices: 10, .RegUnits: 6463524, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1119 | { .Name: 508, .SubRegs: 1602, .SuperRegs: 5701, .SubRegIndices: 10, .RegUnits: 6463526, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1120 | { .Name: 1100, .SubRegs: 1598, .SuperRegs: 5684, .SubRegIndices: 12, .RegUnits: 6860838, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1121 | { .Name: 576, .SubRegs: 1602, .SuperRegs: 4609, .SubRegIndices: 10, .RegUnits: 6463528, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1122 | { .Name: 644, .SubRegs: 1624, .SuperRegs: 4623, .SubRegIndices: 10, .RegUnits: 6463530, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1123 | { .Name: 1134, .SubRegs: 1605, .SuperRegs: 2042, .SubRegIndices: 12, .RegUnits: 6860842, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1124 | { .Name: 1578, .SubRegs: 1612, .SuperRegs: 1, .SubRegIndices: 18, .RegUnits: 6844458, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1125 | { .Name: 336, .SubRegs: 1602, .SuperRegs: 4672, .SubRegIndices: 10, .RegUnits: 6463532, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1126 | { .Name: 411, .SubRegs: 1624, .SuperRegs: 4637, .SubRegIndices: 10, .RegUnits: 6463534, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1127 | { .Name: 1077, .SubRegs: 1620, .SuperRegs: 2046, .SubRegIndices: 12, .RegUnits: 6860846, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1128 | { .Name: 468, .SubRegs: 1624, .SuperRegs: 4707, .SubRegIndices: 10, .RegUnits: 6463536, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1129 | { .Name: 531, .SubRegs: 1646, .SuperRegs: 4658, .SubRegIndices: 10, .RegUnits: 6463538, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1130 | { .Name: 1111, .SubRegs: 1627, .SuperRegs: 2034, .SubRegIndices: 12, .RegUnits: 6860850, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1131 | { .Name: 1572, .SubRegs: 1634, .SuperRegs: 1, .SubRegIndices: 18, .RegUnits: 6844466, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1132 | { .Name: 599, .SubRegs: 1624, .SuperRegs: 4742, .SubRegIndices: 10, .RegUnits: 6463540, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1133 | { .Name: 360, .SubRegs: 1646, .SuperRegs: 4693, .SubRegIndices: 10, .RegUnits: 6463542, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1134 | { .Name: 1061, .SubRegs: 1642, .SuperRegs: 2038, .SubRegIndices: 12, .RegUnits: 6860854, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1135 | { .Name: 435, .SubRegs: 1646, .SuperRegs: 4763, .SubRegIndices: 10, .RegUnits: 6463544, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1136 | { .Name: 492, .SubRegs: 1668, .SuperRegs: 4728, .SubRegIndices: 10, .RegUnits: 6463546, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1137 | { .Name: 1089, .SubRegs: 1649, .SuperRegs: 2030, .SubRegIndices: 12, .RegUnits: 6860858, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1138 | { .Name: 1566, .SubRegs: 1656, .SuperRegs: 1, .SubRegIndices: 18, .RegUnits: 6844474, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1139 | { .Name: 555, .SubRegs: 1646, .SuperRegs: 5836, .SubRegIndices: 10, .RegUnits: 6463548, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1140 | { .Name: 623, .SubRegs: 1668, .SuperRegs: 5849, .SubRegIndices: 10, .RegUnits: 6463550, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1141 | { .Name: 1123, .SubRegs: 1664, .SuperRegs: 5698, .SubRegIndices: 12, .RegUnits: 6860862, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1142 | { .Name: 384, .SubRegs: 1668, .SuperRegs: 46, .SubRegIndices: 10, .RegUnits: 6463552, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1143 | { .Name: 976, .SubRegs: 1439, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463556, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1144 | { .Name: 1266, .SubRegs: 1446, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463558, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1145 | { .Name: 1483, .SubRegs: 1453, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463560, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1146 | { .Name: 1720, .SubRegs: 1460, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463562, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1147 | { .Name: 147, .SubRegs: 1467, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463564, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1148 | { .Name: 910, .SubRegs: 1474, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463566, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1149 | { .Name: 1194, .SubRegs: 1481, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463568, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1150 | { .Name: 1405, .SubRegs: 1488, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463570, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1151 | { .Name: 1645, .SubRegs: 1495, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463572, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1152 | { .Name: 187, .SubRegs: 1502, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463574, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1153 | { .Name: 950, .SubRegs: 1509, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463576, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1154 | { .Name: 1234, .SubRegs: 1516, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463578, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1155 | { .Name: 1445, .SubRegs: 1523, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463580, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1156 | { .Name: 1685, .SubRegs: 1530, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463582, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1157 | { .Name: 227, .SubRegs: 1537, .SuperRegs: 1, .SubRegIndices: 32, .RegUnits: 6463584, .RegUnitLaneMasks: 36, .IsConstant: 0, .IsArtificial: 0 }, |
| 1158 | { .Name: 869, .SubRegs: 1580, .SuperRegs: 6274, .SubRegIndices: 10, .RegUnits: 6463523, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1159 | { .Name: 970, .SubRegs: 1580, .SuperRegs: 5958, .SubRegIndices: 10, .RegUnits: 6463524, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1160 | { .Name: 1151, .SubRegs: 1580, .SuperRegs: 4950, .SubRegIndices: 10, .RegUnits: 6463525, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1161 | { .Name: 1260, .SubRegs: 1580, .SuperRegs: 4978, .SubRegIndices: 10, .RegUnits: 6463526, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1162 | { .Name: 1364, .SubRegs: 1580, .SuperRegs: 3573, .SubRegIndices: 10, .RegUnits: 6463527, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1163 | { .Name: 1477, .SubRegs: 1580, .SuperRegs: 3324, .SubRegIndices: 10, .RegUnits: 6463528, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1164 | { .Name: 1604, .SubRegs: 1580, .SuperRegs: 2206, .SubRegIndices: 10, .RegUnits: 6463529, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1165 | { .Name: 1714, .SubRegs: 1580, .SuperRegs: 3458, .SubRegIndices: 10, .RegUnits: 6463530, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1166 | { .Name: 22, .SubRegs: 1580, .SuperRegs: 2476, .SubRegIndices: 10, .RegUnits: 6463531, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1167 | { .Name: 139, .SubRegs: 1580, .SuperRegs: 3391, .SubRegIndices: 10, .RegUnits: 6463532, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1168 | { .Name: 273, .SubRegs: 1580, .SuperRegs: 2391, .SubRegIndices: 10, .RegUnits: 6463533, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1169 | { .Name: 902, .SubRegs: 1580, .SuperRegs: 3769, .SubRegIndices: 10, .RegUnits: 6463534, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1170 | { .Name: 1007, .SubRegs: 1580, .SuperRegs: 2747, .SubRegIndices: 10, .RegUnits: 6463535, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1171 | { .Name: 1186, .SubRegs: 1580, .SuperRegs: 3702, .SubRegIndices: 10, .RegUnits: 6463536, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1172 | { .Name: 1295, .SubRegs: 1580, .SuperRegs: 2662, .SubRegIndices: 10, .RegUnits: 6463537, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1173 | { .Name: 1397, .SubRegs: 1580, .SuperRegs: 3980, .SubRegIndices: 10, .RegUnits: 6463538, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1174 | { .Name: 1513, .SubRegs: 1580, .SuperRegs: 3018, .SubRegIndices: 10, .RegUnits: 6463539, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1175 | { .Name: 1637, .SubRegs: 1580, .SuperRegs: 3913, .SubRegIndices: 10, .RegUnits: 6463540, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1176 | { .Name: 57, .SubRegs: 1580, .SuperRegs: 2933, .SubRegIndices: 10, .RegUnits: 6463541, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1177 | { .Name: 179, .SubRegs: 1580, .SuperRegs: 4191, .SubRegIndices: 10, .RegUnits: 6463542, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1178 | { .Name: 309, .SubRegs: 1580, .SuperRegs: 3239, .SubRegIndices: 10, .RegUnits: 6463543, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1179 | { .Name: 942, .SubRegs: 1580, .SuperRegs: 4124, .SubRegIndices: 10, .RegUnits: 6463544, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1180 | { .Name: 1043, .SubRegs: 1580, .SuperRegs: 3154, .SubRegIndices: 10, .RegUnits: 6463545, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1181 | { .Name: 1226, .SubRegs: 1580, .SuperRegs: 4384, .SubRegIndices: 10, .RegUnits: 6463546, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1182 | { .Name: 1331, .SubRegs: 1580, .SuperRegs: 4497, .SubRegIndices: 10, .RegUnits: 6463547, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1183 | { .Name: 1437, .SubRegs: 1580, .SuperRegs: 5399, .SubRegIndices: 10, .RegUnits: 6463548, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1184 | { .Name: 1549, .SubRegs: 1580, .SuperRegs: 5537, .SubRegIndices: 10, .RegUnits: 6463549, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1185 | { .Name: 1677, .SubRegs: 1580, .SuperRegs: 6171, .SubRegIndices: 10, .RegUnits: 6463550, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1186 | { .Name: 93, .SubRegs: 1580, .SuperRegs: 6385, .SubRegIndices: 10, .RegUnits: 6463551, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1187 | { .Name: 219, .SubRegs: 1580, .SuperRegs: 20, .SubRegIndices: 10, .RegUnits: 6463552, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1188 | { .Name: 241, .SubRegs: 1577, .SuperRegs: 20, .SubRegIndices: 10, .RegUnits: 6463522, .RegUnitLaneMasks: 1, .IsConstant: 0, .IsArtificial: 0 }, |
| 1189 | { .Name: 503, .SubRegs: 288, .SuperRegs: 5724, .SubRegIndices: 52, .RegUnits: 6860836, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1190 | { .Name: 571, .SubRegs: 301, .SuperRegs: 5730, .SubRegIndices: 52, .RegUnits: 6860838, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1191 | { .Name: 639, .SubRegs: 327, .SuperRegs: 4651, .SubRegIndices: 52, .RegUnits: 6860840, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1192 | { .Name: 331, .SubRegs: 314, .SuperRegs: 5772, .SubRegIndices: 52, .RegUnits: 6860842, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1193 | { .Name: 405, .SubRegs: 340, .SuperRegs: 4686, .SubRegIndices: 52, .RegUnits: 6860844, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1194 | { .Name: 462, .SubRegs: 353, .SuperRegs: 5785, .SubRegIndices: 52, .RegUnits: 6860846, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1195 | { .Name: 525, .SubRegs: 379, .SuperRegs: 4721, .SubRegIndices: 52, .RegUnits: 6860848, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1196 | { .Name: 593, .SubRegs: 366, .SuperRegs: 5802, .SubRegIndices: 52, .RegUnits: 6860850, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1197 | { .Name: 354, .SubRegs: 392, .SuperRegs: 4756, .SubRegIndices: 52, .RegUnits: 6860852, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1198 | { .Name: 429, .SubRegs: 405, .SuperRegs: 5819, .SubRegIndices: 52, .RegUnits: 6860854, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1199 | { .Name: 486, .SubRegs: 431, .SuperRegs: 4777, .SubRegIndices: 52, .RegUnits: 6860856, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1200 | { .Name: 549, .SubRegs: 418, .SuperRegs: 5865, .SubRegIndices: 52, .RegUnits: 6860858, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1201 | { .Name: 617, .SubRegs: 444, .SuperRegs: 5859, .SubRegIndices: 52, .RegUnits: 6860860, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1202 | { .Name: 378, .SubRegs: 457, .SuperRegs: 49, .SubRegIndices: 52, .RegUnits: 6860862, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1203 | { .Name: 441, .SubRegs: 105, .SuperRegs: 49, .SubRegIndices: 52, .RegUnits: 6860834, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1204 | { .Name: 1129, .SubRegs: 784, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844454, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1205 | { .Name: 1072, .SubRegs: 735, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844458, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1206 | { .Name: 1105, .SubRegs: 686, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844462, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1207 | { .Name: 1055, .SubRegs: 637, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844466, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1208 | { .Name: 1083, .SubRegs: 588, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844470, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1209 | { .Name: 1117, .SubRegs: 539, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844474, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1210 | { .Name: 1095, .SubRegs: 490, .SuperRegs: 1, .SubRegIndices: 231, .RegUnits: 6844450, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1211 | { .Name: 967, .SubRegs: 2050, .SuperRegs: 6259, .SubRegIndices: 38, .RegUnits: 6864931, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1212 | { .Name: 1148, .SubRegs: 2050, .SuperRegs: 5983, .SubRegIndices: 38, .RegUnits: 6864932, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1213 | { .Name: 1257, .SubRegs: 2050, .SuperRegs: 5013, .SubRegIndices: 38, .RegUnits: 6864933, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1214 | { .Name: 1361, .SubRegs: 2050, .SuperRegs: 4820, .SubRegIndices: 38, .RegUnits: 6864934, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1215 | { .Name: 1474, .SubRegs: 2050, .SuperRegs: 3608, .SubRegIndices: 38, .RegUnits: 6864935, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1216 | { .Name: 1601, .SubRegs: 2050, .SuperRegs: 3363, .SubRegIndices: 38, .RegUnits: 6864936, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1217 | { .Name: 1711, .SubRegs: 2050, .SuperRegs: 3497, .SubRegIndices: 38, .RegUnits: 6864937, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1218 | { .Name: 19, .SubRegs: 2050, .SuperRegs: 3525, .SubRegIndices: 38, .RegUnits: 6864938, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1219 | { .Name: 136, .SubRegs: 2050, .SuperRegs: 3884, .SubRegIndices: 38, .RegUnits: 6864939, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1220 | { .Name: 269, .SubRegs: 2050, .SuperRegs: 3430, .SubRegIndices: 38, .RegUnits: 6864940, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1221 | { .Name: 898, .SubRegs: 2050, .SuperRegs: 3808, .SubRegIndices: 38, .RegUnits: 6864941, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1222 | { .Name: 1003, .SubRegs: 2050, .SuperRegs: 3836, .SubRegIndices: 38, .RegUnits: 6864942, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1223 | { .Name: 1182, .SubRegs: 2050, .SuperRegs: 4095, .SubRegIndices: 38, .RegUnits: 6864943, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1224 | { .Name: 1291, .SubRegs: 2050, .SuperRegs: 3741, .SubRegIndices: 38, .RegUnits: 6864944, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1225 | { .Name: 1393, .SubRegs: 2050, .SuperRegs: 4019, .SubRegIndices: 38, .RegUnits: 6864945, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1226 | { .Name: 1509, .SubRegs: 2050, .SuperRegs: 4047, .SubRegIndices: 38, .RegUnits: 6864946, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1227 | { .Name: 1633, .SubRegs: 2050, .SuperRegs: 4306, .SubRegIndices: 38, .RegUnits: 6864947, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1228 | { .Name: 53, .SubRegs: 2050, .SuperRegs: 3952, .SubRegIndices: 38, .RegUnits: 6864948, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1229 | { .Name: 175, .SubRegs: 2050, .SuperRegs: 4230, .SubRegIndices: 38, .RegUnits: 6864949, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1230 | { .Name: 305, .SubRegs: 2050, .SuperRegs: 4258, .SubRegIndices: 38, .RegUnits: 6864950, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1231 | { .Name: 938, .SubRegs: 2050, .SuperRegs: 4580, .SubRegIndices: 38, .RegUnits: 6864951, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1232 | { .Name: 1039, .SubRegs: 2050, .SuperRegs: 4163, .SubRegIndices: 38, .RegUnits: 6864952, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1233 | { .Name: 1222, .SubRegs: 2050, .SuperRegs: 4423, .SubRegIndices: 38, .RegUnits: 6864953, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1234 | { .Name: 1327, .SubRegs: 2050, .SuperRegs: 4532, .SubRegIndices: 38, .RegUnits: 6864954, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1235 | { .Name: 1433, .SubRegs: 2050, .SuperRegs: 5565, .SubRegIndices: 38, .RegUnits: 6864955, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1236 | { .Name: 1545, .SubRegs: 2050, .SuperRegs: 5434, .SubRegIndices: 38, .RegUnits: 6864956, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1237 | { .Name: 1673, .SubRegs: 2050, .SuperRegs: 6196, .SubRegIndices: 38, .RegUnits: 6864957, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1238 | { .Name: 89, .SubRegs: 2050, .SuperRegs: 6402, .SubRegIndices: 38, .RegUnits: 6864958, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1239 | { .Name: 215, .SubRegs: 2050, .SuperRegs: 21, .SubRegIndices: 38, .RegUnits: 6864959, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1240 | { .Name: 866, .SubRegs: 1544, .SuperRegs: 21, .SubRegIndices: 38, .RegUnits: 6864930, .RegUnitLaneMasks: 3, .IsConstant: 0, .IsArtificial: 0 }, |
| 1241 | { .Name: 566, .SubRegs: 2003, .SuperRegs: 5710, .SubRegIndices: 160, .RegUnits: 6852644, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1242 | { .Name: 634, .SubRegs: 1976, .SuperRegs: 5763, .SubRegIndices: 160, .RegUnits: 6852646, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1243 | { .Name: 326, .SubRegs: 1949, .SuperRegs: 5793, .SubRegIndices: 160, .RegUnits: 6852648, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1244 | { .Name: 400, .SubRegs: 1922, .SuperRegs: 5776, .SubRegIndices: 160, .RegUnits: 6852650, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1245 | { .Name: 456, .SubRegs: 1895, .SuperRegs: 5810, .SubRegIndices: 160, .RegUnits: 6852652, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1246 | { .Name: 519, .SubRegs: 1868, .SuperRegs: 5789, .SubRegIndices: 160, .RegUnits: 6852654, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1247 | { .Name: 587, .SubRegs: 1841, .SuperRegs: 5827, .SubRegIndices: 160, .RegUnits: 6852656, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1248 | { .Name: 348, .SubRegs: 1814, .SuperRegs: 5806, .SubRegIndices: 160, .RegUnits: 6852658, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1249 | { .Name: 423, .SubRegs: 1787, .SuperRegs: 5873, .SubRegIndices: 160, .RegUnits: 6852660, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1250 | { .Name: 480, .SubRegs: 1760, .SuperRegs: 5823, .SubRegIndices: 160, .RegUnits: 6852662, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1251 | { .Name: 543, .SubRegs: 1733, .SuperRegs: 5882, .SubRegIndices: 160, .RegUnits: 6852664, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1252 | { .Name: 611, .SubRegs: 1706, .SuperRegs: 5869, .SubRegIndices: 160, .RegUnits: 6852666, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1253 | { .Name: 372, .SubRegs: 1679, .SuperRegs: 28, .SubRegIndices: 160, .RegUnits: 6852668, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1254 | { .Name: 498, .SubRegs: 1550, .SuperRegs: 28, .SubRegIndices: 160, .RegUnits: 6852642, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1255 | { .Name: 1145, .SubRegs: 480, .SuperRegs: 6262, .SubRegIndices: 43, .RegUnits: 6860835, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1256 | { .Name: 1254, .SubRegs: 480, .SuperRegs: 6004, .SubRegIndices: 43, .RegUnits: 6860836, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1257 | { .Name: 1358, .SubRegs: 480, .SuperRegs: 4830, .SubRegIndices: 43, .RegUnits: 6860837, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1258 | { .Name: 1471, .SubRegs: 480, .SuperRegs: 4848, .SubRegIndices: 43, .RegUnits: 6860838, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1259 | { .Name: 1598, .SubRegs: 480, .SuperRegs: 3683, .SubRegIndices: 43, .RegUnits: 6860839, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1260 | { .Name: 1708, .SubRegs: 480, .SuperRegs: 4784, .SubRegIndices: 43, .RegUnits: 6860840, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1261 | { .Name: 16, .SubRegs: 480, .SuperRegs: 3554, .SubRegIndices: 43, .RegUnits: 6860841, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1262 | { .Name: 133, .SubRegs: 480, .SuperRegs: 5087, .SubRegIndices: 43, .RegUnits: 6860842, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1263 | { .Name: 266, .SubRegs: 480, .SuperRegs: 3894, .SubRegIndices: 43, .RegUnits: 6860843, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1264 | { .Name: 894, .SubRegs: 480, .SuperRegs: 5051, .SubRegIndices: 43, .RegUnits: 6860844, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1265 | { .Name: 999, .SubRegs: 480, .SuperRegs: 3865, .SubRegIndices: 43, .RegUnits: 6860845, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1266 | { .Name: 1178, .SubRegs: 480, .SuperRegs: 5174, .SubRegIndices: 43, .RegUnits: 6860846, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1267 | { .Name: 1287, .SubRegs: 480, .SuperRegs: 4105, .SubRegIndices: 43, .RegUnits: 6860847, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1268 | { .Name: 1389, .SubRegs: 480, .SuperRegs: 5138, .SubRegIndices: 43, .RegUnits: 6860848, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1269 | { .Name: 1505, .SubRegs: 480, .SuperRegs: 4076, .SubRegIndices: 43, .RegUnits: 6860849, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1270 | { .Name: 1629, .SubRegs: 480, .SuperRegs: 5261, .SubRegIndices: 43, .RegUnits: 6860850, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1271 | { .Name: 49, .SubRegs: 480, .SuperRegs: 4316, .SubRegIndices: 43, .RegUnits: 6860851, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1272 | { .Name: 171, .SubRegs: 480, .SuperRegs: 5225, .SubRegIndices: 43, .RegUnits: 6860852, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1273 | { .Name: 301, .SubRegs: 480, .SuperRegs: 4287, .SubRegIndices: 43, .RegUnits: 6860853, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1274 | { .Name: 934, .SubRegs: 480, .SuperRegs: 5348, .SubRegIndices: 43, .RegUnits: 6860854, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1275 | { .Name: 1035, .SubRegs: 480, .SuperRegs: 4590, .SubRegIndices: 43, .RegUnits: 6860855, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1276 | { .Name: 1218, .SubRegs: 480, .SuperRegs: 5312, .SubRegIndices: 43, .RegUnits: 6860856, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1277 | { .Name: 1323, .SubRegs: 480, .SuperRegs: 4561, .SubRegIndices: 43, .RegUnits: 6860857, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1278 | { .Name: 1429, .SubRegs: 480, .SuperRegs: 5593, .SubRegIndices: 43, .RegUnits: 6860858, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1279 | { .Name: 1541, .SubRegs: 480, .SuperRegs: 5575, .SubRegIndices: 43, .RegUnits: 6860859, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1280 | { .Name: 1669, .SubRegs: 480, .SuperRegs: 6122, .SubRegIndices: 43, .RegUnits: 6860860, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1281 | { .Name: 85, .SubRegs: 480, .SuperRegs: 6373, .SubRegIndices: 43, .RegUnits: 6860861, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1282 | { .Name: 211, .SubRegs: 480, .SuperRegs: 22, .SubRegIndices: 43, .RegUnits: 6860862, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1283 | { .Name: 964, .SubRegs: 470, .SuperRegs: 22, .SubRegIndices: 43, .RegUnits: 6860834, .RegUnitLaneMasks: 6, .IsConstant: 0, .IsArtificial: 0 }, |
| 1284 | { .Name: 629, .SubRegs: 1385, .SuperRegs: 1, .SubRegIndices: 186, .RegUnits: 6844452, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1285 | { .Name: 321, .SubRegs: 1339, .SuperRegs: 73, .SubRegIndices: 186, .RegUnits: 6844454, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1286 | { .Name: 395, .SubRegs: 1293, .SuperRegs: 1, .SubRegIndices: 186, .RegUnits: 6844456, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1287 | { .Name: 451, .SubRegs: 1247, .SuperRegs: 70, .SubRegIndices: 186, .RegUnits: 6844458, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1288 | { .Name: 513, .SubRegs: 1201, .SuperRegs: 1, .SubRegIndices: 186, .RegUnits: 6844460, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1289 | { .Name: 581, .SubRegs: 1155, .SuperRegs: 67, .SubRegIndices: 186, .RegUnits: 6844462, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1290 | { .Name: 342, .SubRegs: 1109, .SuperRegs: 1, .SubRegIndices: 186, .RegUnits: 6844464, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1291 | { .Name: 417, .SubRegs: 1063, .SuperRegs: 64, .SubRegIndices: 186, .RegUnits: 6844466, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1292 | { .Name: 474, .SubRegs: 1017, .SuperRegs: 1, .SubRegIndices: 186, .RegUnits: 6844468, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1293 | { .Name: 537, .SubRegs: 971, .SuperRegs: 61, .SubRegIndices: 186, .RegUnits: 6844470, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1294 | { .Name: 605, .SubRegs: 925, .SuperRegs: 1, .SubRegIndices: 186, .RegUnits: 6844472, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1295 | { .Name: 366, .SubRegs: 879, .SuperRegs: 14, .SubRegIndices: 186, .RegUnits: 6844474, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1296 | { .Name: 561, .SubRegs: 833, .SuperRegs: 14, .SubRegIndices: 186, .RegUnits: 6844450, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1297 | { .Name: 1251, .SubRegs: 90, .SuperRegs: 6264, .SubRegIndices: 64, .RegUnits: 6856739, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1298 | { .Name: 1355, .SubRegs: 90, .SuperRegs: 5914, .SubRegIndices: 64, .RegUnits: 6856740, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1299 | { .Name: 1468, .SubRegs: 90, .SuperRegs: 4834, .SubRegIndices: 64, .RegUnits: 6856741, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1300 | { .Name: 1595, .SubRegs: 90, .SuperRegs: 5037, .SubRegIndices: 64, .RegUnits: 6856742, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1301 | { .Name: 1705, .SubRegs: 90, .SuperRegs: 5124, .SubRegIndices: 64, .RegUnits: 6856743, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1302 | { .Name: 13, .SubRegs: 90, .SuperRegs: 4806, .SubRegIndices: 64, .RegUnits: 6856744, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1303 | { .Name: 130, .SubRegs: 90, .SuperRegs: 5110, .SubRegIndices: 64, .RegUnits: 6856745, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1304 | { .Name: 263, .SubRegs: 90, .SuperRegs: 5096, .SubRegIndices: 64, .RegUnits: 6856746, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1305 | { .Name: 891, .SubRegs: 90, .SuperRegs: 5211, .SubRegIndices: 64, .RegUnits: 6856747, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1306 | { .Name: 995, .SubRegs: 90, .SuperRegs: 5073, .SubRegIndices: 64, .RegUnits: 6856748, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1307 | { .Name: 1174, .SubRegs: 90, .SuperRegs: 5197, .SubRegIndices: 64, .RegUnits: 6856749, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1308 | { .Name: 1283, .SubRegs: 90, .SuperRegs: 5183, .SubRegIndices: 64, .RegUnits: 6856750, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1309 | { .Name: 1385, .SubRegs: 90, .SuperRegs: 5298, .SubRegIndices: 64, .RegUnits: 6856751, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1310 | { .Name: 1501, .SubRegs: 90, .SuperRegs: 5160, .SubRegIndices: 64, .RegUnits: 6856752, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1311 | { .Name: 1625, .SubRegs: 90, .SuperRegs: 5284, .SubRegIndices: 64, .RegUnits: 6856753, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1312 | { .Name: 45, .SubRegs: 90, .SuperRegs: 5270, .SubRegIndices: 64, .RegUnits: 6856754, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1313 | { .Name: 167, .SubRegs: 90, .SuperRegs: 5385, .SubRegIndices: 64, .RegUnits: 6856755, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1314 | { .Name: 297, .SubRegs: 90, .SuperRegs: 5247, .SubRegIndices: 64, .RegUnits: 6856756, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1315 | { .Name: 930, .SubRegs: 90, .SuperRegs: 5371, .SubRegIndices: 64, .RegUnits: 6856757, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1316 | { .Name: 1031, .SubRegs: 90, .SuperRegs: 5357, .SubRegIndices: 64, .RegUnits: 6856758, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1317 | { .Name: 1214, .SubRegs: 90, .SuperRegs: 5630, .SubRegIndices: 64, .RegUnits: 6856759, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1318 | { .Name: 1319, .SubRegs: 90, .SuperRegs: 5334, .SubRegIndices: 64, .RegUnits: 6856760, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1319 | { .Name: 1425, .SubRegs: 90, .SuperRegs: 5616, .SubRegIndices: 64, .RegUnits: 6856761, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1320 | { .Name: 1537, .SubRegs: 90, .SuperRegs: 5602, .SubRegIndices: 64, .RegUnits: 6856762, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1321 | { .Name: 1665, .SubRegs: 90, .SuperRegs: 6217, .SubRegIndices: 64, .RegUnits: 6856763, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1322 | { .Name: 81, .SubRegs: 90, .SuperRegs: 6353, .SubRegIndices: 64, .RegUnits: 6856764, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1323 | { .Name: 207, .SubRegs: 90, .SuperRegs: 24, .SubRegIndices: 64, .RegUnits: 6856765, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1324 | { .Name: 1142, .SubRegs: 75, .SuperRegs: 24, .SubRegIndices: 64, .RegUnits: 6856738, .RegUnitLaneMasks: 10, .IsConstant: 0, .IsArtificial: 0 }, |
| 1325 | { .Name: 1352, .SubRegs: 139, .SuperRegs: 6245, .SubRegIndices: 78, .RegUnits: 6852643, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1326 | { .Name: 1465, .SubRegs: 139, .SuperRegs: 5917, .SubRegIndices: 78, .RegUnits: 6852644, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1327 | { .Name: 1592, .SubRegs: 139, .SuperRegs: 4841, .SubRegIndices: 78, .RegUnits: 6852645, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1328 | { .Name: 1702, .SubRegs: 139, .SuperRegs: 6032, .SubRegIndices: 78, .RegUnits: 6852646, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1329 | { .Name: 10, .SubRegs: 139, .SuperRegs: 5644, .SubRegIndices: 78, .RegUnits: 6852647, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1330 | { .Name: 127, .SubRegs: 139, .SuperRegs: 6022, .SubRegIndices: 78, .RegUnits: 6852648, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1331 | { .Name: 260, .SubRegs: 139, .SuperRegs: 5103, .SubRegIndices: 78, .RegUnits: 6852649, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1332 | { .Name: 888, .SubRegs: 139, .SuperRegs: 6052, .SubRegIndices: 78, .RegUnits: 6852650, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1333 | { .Name: 992, .SubRegs: 139, .SuperRegs: 5652, .SubRegIndices: 78, .RegUnits: 6852651, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1334 | { .Name: 1170, .SubRegs: 139, .SuperRegs: 6042, .SubRegIndices: 78, .RegUnits: 6852652, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1335 | { .Name: 1279, .SubRegs: 139, .SuperRegs: 5190, .SubRegIndices: 78, .RegUnits: 6852653, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1336 | { .Name: 1381, .SubRegs: 139, .SuperRegs: 6072, .SubRegIndices: 78, .RegUnits: 6852654, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1337 | { .Name: 1497, .SubRegs: 139, .SuperRegs: 5660, .SubRegIndices: 78, .RegUnits: 6852655, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1338 | { .Name: 1621, .SubRegs: 139, .SuperRegs: 6062, .SubRegIndices: 78, .RegUnits: 6852656, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1339 | { .Name: 41, .SubRegs: 139, .SuperRegs: 5277, .SubRegIndices: 78, .RegUnits: 6852657, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1340 | { .Name: 163, .SubRegs: 139, .SuperRegs: 6092, .SubRegIndices: 78, .RegUnits: 6852658, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1341 | { .Name: 293, .SubRegs: 139, .SuperRegs: 5668, .SubRegIndices: 78, .RegUnits: 6852659, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1342 | { .Name: 926, .SubRegs: 139, .SuperRegs: 6082, .SubRegIndices: 78, .RegUnits: 6852660, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1343 | { .Name: 1027, .SubRegs: 139, .SuperRegs: 5364, .SubRegIndices: 78, .RegUnits: 6852661, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1344 | { .Name: 1210, .SubRegs: 139, .SuperRegs: 6112, .SubRegIndices: 78, .RegUnits: 6852662, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1345 | { .Name: 1315, .SubRegs: 139, .SuperRegs: 5676, .SubRegIndices: 78, .RegUnits: 6852663, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1346 | { .Name: 1421, .SubRegs: 139, .SuperRegs: 6102, .SubRegIndices: 78, .RegUnits: 6852664, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1347 | { .Name: 1533, .SubRegs: 139, .SuperRegs: 5427, .SubRegIndices: 78, .RegUnits: 6852665, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1348 | { .Name: 1661, .SubRegs: 139, .SuperRegs: 6230, .SubRegIndices: 78, .RegUnits: 6852666, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1349 | { .Name: 77, .SubRegs: 139, .SuperRegs: 6341, .SubRegIndices: 78, .RegUnits: 6852667, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1350 | { .Name: 203, .SubRegs: 139, .SuperRegs: 25, .SubRegIndices: 78, .RegUnits: 6852668, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1351 | { .Name: 1248, .SubRegs: 118, .SuperRegs: 25, .SubRegIndices: 78, .RegUnits: 6852642, .RegUnitLaneMasks: 15, .IsConstant: 0, .IsArtificial: 0 }, |
| 1352 | { .Name: 1462, .SubRegs: 188, .SuperRegs: 6247, .SubRegIndices: 98, .RegUnits: 6848547, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1353 | { .Name: 1589, .SubRegs: 188, .SuperRegs: 5923, .SubRegIndices: 98, .RegUnits: 6848548, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1354 | { .Name: 1699, .SubRegs: 188, .SuperRegs: 6038, .SubRegIndices: 98, .RegUnits: 6848549, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1355 | { .Name: 7, .SubRegs: 188, .SuperRegs: 6291, .SubRegIndices: 98, .RegUnits: 6848550, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1356 | { .Name: 124, .SubRegs: 188, .SuperRegs: 6296, .SubRegIndices: 98, .RegUnits: 6848551, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1357 | { .Name: 257, .SubRegs: 188, .SuperRegs: 6028, .SubRegIndices: 98, .RegUnits: 6848552, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1358 | { .Name: 885, .SubRegs: 188, .SuperRegs: 6058, .SubRegIndices: 98, .RegUnits: 6848553, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1359 | { .Name: 989, .SubRegs: 188, .SuperRegs: 6301, .SubRegIndices: 98, .RegUnits: 6848554, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1360 | { .Name: 1167, .SubRegs: 188, .SuperRegs: 6306, .SubRegIndices: 98, .RegUnits: 6848555, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1361 | { .Name: 1275, .SubRegs: 188, .SuperRegs: 6048, .SubRegIndices: 98, .RegUnits: 6848556, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1362 | { .Name: 1377, .SubRegs: 188, .SuperRegs: 6078, .SubRegIndices: 98, .RegUnits: 6848557, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1363 | { .Name: 1493, .SubRegs: 188, .SuperRegs: 6311, .SubRegIndices: 98, .RegUnits: 6848558, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1364 | { .Name: 1617, .SubRegs: 188, .SuperRegs: 6316, .SubRegIndices: 98, .RegUnits: 6848559, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1365 | { .Name: 37, .SubRegs: 188, .SuperRegs: 6068, .SubRegIndices: 98, .RegUnits: 6848560, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1366 | { .Name: 159, .SubRegs: 188, .SuperRegs: 6098, .SubRegIndices: 98, .RegUnits: 6848561, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1367 | { .Name: 289, .SubRegs: 188, .SuperRegs: 6321, .SubRegIndices: 98, .RegUnits: 6848562, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1368 | { .Name: 922, .SubRegs: 188, .SuperRegs: 6326, .SubRegIndices: 98, .RegUnits: 6848563, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1369 | { .Name: 1023, .SubRegs: 188, .SuperRegs: 6088, .SubRegIndices: 98, .RegUnits: 6848564, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1370 | { .Name: 1206, .SubRegs: 188, .SuperRegs: 6118, .SubRegIndices: 98, .RegUnits: 6848565, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1371 | { .Name: 1311, .SubRegs: 188, .SuperRegs: 6331, .SubRegIndices: 98, .RegUnits: 6848566, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1372 | { .Name: 1417, .SubRegs: 188, .SuperRegs: 6336, .SubRegIndices: 98, .RegUnits: 6848567, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1373 | { .Name: 1529, .SubRegs: 188, .SuperRegs: 6108, .SubRegIndices: 98, .RegUnits: 6848568, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1374 | { .Name: 1657, .SubRegs: 188, .SuperRegs: 6136, .SubRegIndices: 98, .RegUnits: 6848569, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1375 | { .Name: 73, .SubRegs: 188, .SuperRegs: 6348, .SubRegIndices: 98, .RegUnits: 6848570, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1376 | { .Name: 199, .SubRegs: 188, .SuperRegs: 12, .SubRegIndices: 98, .RegUnits: 6848571, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1377 | { .Name: 1349, .SubRegs: 160, .SuperRegs: 12, .SubRegIndices: 98, .RegUnits: 6848546, .RegUnitLaneMasks: 21, .IsConstant: 0, .IsArtificial: 0 }, |
| 1378 | { .Name: 1586, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844451, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1379 | { .Name: 1696, .SubRegs: 252, .SuperRegs: 10, .SubRegIndices: 125, .RegUnits: 6844452, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1380 | { .Name: 4, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844453, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1381 | { .Name: 121, .SubRegs: 252, .SuperRegs: 72, .SubRegIndices: 125, .RegUnits: 6844454, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1382 | { .Name: 254, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844455, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1383 | { .Name: 882, .SubRegs: 252, .SuperRegs: 8, .SubRegIndices: 125, .RegUnits: 6844456, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1384 | { .Name: 986, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844457, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1385 | { .Name: 1164, .SubRegs: 252, .SuperRegs: 69, .SubRegIndices: 125, .RegUnits: 6844458, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1386 | { .Name: 1272, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844459, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1387 | { .Name: 1373, .SubRegs: 252, .SuperRegs: 6, .SubRegIndices: 125, .RegUnits: 6844460, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1388 | { .Name: 1489, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844461, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1389 | { .Name: 1613, .SubRegs: 252, .SuperRegs: 66, .SubRegIndices: 125, .RegUnits: 6844462, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1390 | { .Name: 33, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844463, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1391 | { .Name: 155, .SubRegs: 252, .SuperRegs: 4, .SubRegIndices: 125, .RegUnits: 6844464, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1392 | { .Name: 285, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844465, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1393 | { .Name: 918, .SubRegs: 252, .SuperRegs: 63, .SubRegIndices: 125, .RegUnits: 6844466, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1394 | { .Name: 1019, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844467, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1395 | { .Name: 1202, .SubRegs: 252, .SuperRegs: 2, .SubRegIndices: 125, .RegUnits: 6844468, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1396 | { .Name: 1307, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844469, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1397 | { .Name: 1413, .SubRegs: 252, .SuperRegs: 60, .SubRegIndices: 125, .RegUnits: 6844470, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1398 | { .Name: 1525, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844471, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1399 | { .Name: 1653, .SubRegs: 252, .SuperRegs: 0, .SubRegIndices: 125, .RegUnits: 6844472, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1400 | { .Name: 69, .SubRegs: 252, .SuperRegs: 1, .SubRegIndices: 125, .RegUnits: 6844473, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1401 | { .Name: 195, .SubRegs: 252, .SuperRegs: 13, .SubRegIndices: 125, .RegUnits: 6844474, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1402 | { .Name: 1459, .SubRegs: 216, .SuperRegs: 13, .SubRegIndices: 125, .RegUnits: 6844450, .RegUnitLaneMasks: 28, .IsConstant: 0, .IsArtificial: 0 }, |
| 1403 | }; |
| 1404 | |
| 1405 | extern const MCPhysReg RISCVRegUnitRoots[][2] = { |
| 1406 | { RISCV::FCSR }, |
| 1407 | { RISCV::FFLAGS }, |
| 1408 | { RISCV::FRM }, |
| 1409 | { RISCV::SF_VCIX_STATE }, |
| 1410 | { RISCV::SSP }, |
| 1411 | { RISCV::VL }, |
| 1412 | { RISCV::VLENB }, |
| 1413 | { RISCV::VTYPE }, |
| 1414 | { RISCV::VXRM }, |
| 1415 | { RISCV::VXSAT }, |
| 1416 | { RISCV::M0 }, |
| 1417 | { RISCV::M1 }, |
| 1418 | { RISCV::M2 }, |
| 1419 | { RISCV::M3 }, |
| 1420 | { RISCV::M4 }, |
| 1421 | { RISCV::M5 }, |
| 1422 | { RISCV::M6 }, |
| 1423 | { RISCV::M7 }, |
| 1424 | { RISCV::T0 }, |
| 1425 | { RISCV::T1 }, |
| 1426 | { RISCV::T2 }, |
| 1427 | { RISCV::T3 }, |
| 1428 | { RISCV::T4 }, |
| 1429 | { RISCV::T5 }, |
| 1430 | { RISCV::T6 }, |
| 1431 | { RISCV::T7 }, |
| 1432 | { RISCV::T8 }, |
| 1433 | { RISCV::T9 }, |
| 1434 | { RISCV::T10 }, |
| 1435 | { RISCV::T11 }, |
| 1436 | { RISCV::T12 }, |
| 1437 | { RISCV::T13 }, |
| 1438 | { RISCV::T14 }, |
| 1439 | { RISCV::T15 }, |
| 1440 | { RISCV::V0 }, |
| 1441 | { RISCV::V1 }, |
| 1442 | { RISCV::V2 }, |
| 1443 | { RISCV::V3 }, |
| 1444 | { RISCV::V4 }, |
| 1445 | { RISCV::V5 }, |
| 1446 | { RISCV::V6 }, |
| 1447 | { RISCV::V7 }, |
| 1448 | { RISCV::V8 }, |
| 1449 | { RISCV::V9 }, |
| 1450 | { RISCV::V10 }, |
| 1451 | { RISCV::V11 }, |
| 1452 | { RISCV::V12 }, |
| 1453 | { RISCV::V13 }, |
| 1454 | { RISCV::V14 }, |
| 1455 | { RISCV::V15 }, |
| 1456 | { RISCV::V16 }, |
| 1457 | { RISCV::V17 }, |
| 1458 | { RISCV::V18 }, |
| 1459 | { RISCV::V19 }, |
| 1460 | { RISCV::V20 }, |
| 1461 | { RISCV::V21 }, |
| 1462 | { RISCV::V22 }, |
| 1463 | { RISCV::V23 }, |
| 1464 | { RISCV::V24 }, |
| 1465 | { RISCV::V25 }, |
| 1466 | { RISCV::V26 }, |
| 1467 | { RISCV::V27 }, |
| 1468 | { RISCV::V28 }, |
| 1469 | { RISCV::V29 }, |
| 1470 | { RISCV::V30 }, |
| 1471 | { RISCV::V31 }, |
| 1472 | { RISCV::X0_H }, |
| 1473 | { RISCV::X1_H }, |
| 1474 | { RISCV::X2_H }, |
| 1475 | { RISCV::X3_H }, |
| 1476 | { RISCV::X4_H }, |
| 1477 | { RISCV::X5_H }, |
| 1478 | { RISCV::X6_H }, |
| 1479 | { RISCV::X7_H }, |
| 1480 | { RISCV::X8_H }, |
| 1481 | { RISCV::X9_H }, |
| 1482 | { RISCV::X10_H }, |
| 1483 | { RISCV::X11_H }, |
| 1484 | { RISCV::X12_H }, |
| 1485 | { RISCV::X13_H }, |
| 1486 | { RISCV::X14_H }, |
| 1487 | { RISCV::X15_H }, |
| 1488 | { RISCV::X16_H }, |
| 1489 | { RISCV::X17_H }, |
| 1490 | { RISCV::X18_H }, |
| 1491 | { RISCV::X19_H }, |
| 1492 | { RISCV::X20_H }, |
| 1493 | { RISCV::X21_H }, |
| 1494 | { RISCV::X22_H }, |
| 1495 | { RISCV::X23_H }, |
| 1496 | { RISCV::X24_H }, |
| 1497 | { RISCV::X25_H }, |
| 1498 | { RISCV::X26_H }, |
| 1499 | { RISCV::X27_H }, |
| 1500 | { RISCV::X28_H }, |
| 1501 | { RISCV::X29_H }, |
| 1502 | { RISCV::X30_H }, |
| 1503 | { RISCV::X31_H }, |
| 1504 | { RISCV::F0_H }, |
| 1505 | { RISCV::F1_H }, |
| 1506 | { RISCV::F2_H }, |
| 1507 | { RISCV::F3_H }, |
| 1508 | { RISCV::F4_H }, |
| 1509 | { RISCV::F5_H }, |
| 1510 | { RISCV::F6_H }, |
| 1511 | { RISCV::F7_H }, |
| 1512 | { RISCV::F8_H }, |
| 1513 | { RISCV::F9_H }, |
| 1514 | { RISCV::F10_H }, |
| 1515 | { RISCV::F11_H }, |
| 1516 | { RISCV::F12_H }, |
| 1517 | { RISCV::F13_H }, |
| 1518 | { RISCV::F14_H }, |
| 1519 | { RISCV::F15_H }, |
| 1520 | { RISCV::F16_H }, |
| 1521 | { RISCV::F17_H }, |
| 1522 | { RISCV::F18_H }, |
| 1523 | { RISCV::F19_H }, |
| 1524 | { RISCV::F20_H }, |
| 1525 | { RISCV::F21_H }, |
| 1526 | { RISCV::F22_H }, |
| 1527 | { RISCV::F23_H }, |
| 1528 | { RISCV::F24_H }, |
| 1529 | { RISCV::F25_H }, |
| 1530 | { RISCV::F26_H }, |
| 1531 | { RISCV::F27_H }, |
| 1532 | { RISCV::F28_H }, |
| 1533 | { RISCV::F29_H }, |
| 1534 | { RISCV::F30_H }, |
| 1535 | { RISCV::F31_H }, |
| 1536 | }; |
| 1537 | |
| 1538 | // Register classes... |
| 1539 | |
| 1540 | #ifdef __GNUC__ |
| 1541 | #pragma GCC diagnostic push |
| 1542 | #pragma GCC diagnostic ignored "-Woverlength-strings" |
| 1543 | #endif |
| 1544 | extern const char RISCVRegClassStrings[] = { |
| 1545 | /* 0 */ "MR0\000" |
| 1546 | /* 4 */ "VRN2M1_with_sub_vrm1_0_in_VMV0\000" |
| 1547 | /* 35 */ "VRN3M1_with_sub_vrm1_0_in_VMV0\000" |
| 1548 | /* 66 */ "VRN4M1_with_sub_vrm1_0_in_VMV0\000" |
| 1549 | /* 97 */ "VRN5M1_with_sub_vrm1_0_in_VMV0\000" |
| 1550 | /* 128 */ "VRN6M1_with_sub_vrm1_0_in_VMV0\000" |
| 1551 | /* 159 */ "VRN7M1_with_sub_vrm1_0_in_VMV0\000" |
| 1552 | /* 190 */ "VRN8M1_with_sub_vrm1_0_in_VMV0\000" |
| 1553 | /* 221 */ "VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0\000" |
| 1554 | /* 276 */ "VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0\000" |
| 1555 | /* 331 */ "VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0\000" |
| 1556 | /* 386 */ "VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0\000" |
| 1557 | /* 441 */ "VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0\000" |
| 1558 | /* 494 */ "VRN2M1NoV0\000" |
| 1559 | /* 505 */ "VRN3M1NoV0\000" |
| 1560 | /* 516 */ "VRN4M1NoV0\000" |
| 1561 | /* 527 */ "VRN5M1NoV0\000" |
| 1562 | /* 538 */ "VRN6M1NoV0\000" |
| 1563 | /* 549 */ "VRN7M1NoV0\000" |
| 1564 | /* 560 */ "VRN8M1NoV0\000" |
| 1565 | /* 571 */ "ZZZ_VRMF2NoV0\000" |
| 1566 | /* 585 */ "VRN2M2NoV0\000" |
| 1567 | /* 596 */ "VRN3M2NoV0\000" |
| 1568 | /* 607 */ "VRN4M2NoV0\000" |
| 1569 | /* 618 */ "VRM2NoV0\000" |
| 1570 | /* 627 */ "ZZZ_VRMF4NoV0\000" |
| 1571 | /* 641 */ "VRN2M4NoV0\000" |
| 1572 | /* 652 */ "VRM4NoV0\000" |
| 1573 | /* 661 */ "ZZZ_VRMF8NoV0\000" |
| 1574 | /* 675 */ "VRM8NoV0\000" |
| 1575 | /* 684 */ "ZZZ_VMNoV0\000" |
| 1576 | /* 695 */ "VRNoV0\000" |
| 1577 | /* 702 */ "GPRF32X0\000" |
| 1578 | /* 711 */ "YGPR_with_sub_16_in_GPRF16X0\000" |
| 1579 | /* 740 */ "GPRPair_with_sub_16_in_GPRF16X0\000" |
| 1580 | /* 772 */ "GPRX0\000" |
| 1581 | /* 778 */ "GPRF32NoX0\000" |
| 1582 | /* 789 */ "YGPR_with_sub_16_in_GPRF16NoX0\000" |
| 1583 | /* 820 */ "GPRNoX0\000" |
| 1584 | /* 828 */ "GPRPairNoX0\000" |
| 1585 | /* 840 */ "YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31\000" |
| 1586 | /* 887 */ "YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31\000" |
| 1587 | /* 936 */ "YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31\000" |
| 1588 | /* 983 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31\000" |
| 1589 | /* 1041 */ "YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31\000" |
| 1590 | /* 1093 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31\000" |
| 1591 | /* 1146 */ "YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31\000" |
| 1592 | /* 1193 */ "GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31\000" |
| 1593 | /* 1277 */ "YGPR_with_sub_cap_addr_in_GPRNoX31\000" |
| 1594 | /* 1312 */ "VRN2M1\000" |
| 1595 | /* 1319 */ "VRN3M1\000" |
| 1596 | /* 1326 */ "VRN4M1\000" |
| 1597 | /* 1333 */ "VRN5M1\000" |
| 1598 | /* 1340 */ "VRN6M1\000" |
| 1599 | /* 1347 */ "VRN7M1\000" |
| 1600 | /* 1354 */ "VRN8M1\000" |
| 1601 | /* 1361 */ "YGPR_with_sub_cap_addr_in_GPRX1\000" |
| 1602 | /* 1393 */ "GPRF32\000" |
| 1603 | /* 1400 */ "FPR32\000" |
| 1604 | /* 1406 */ "ZZZ_VRMF2\000" |
| 1605 | /* 1416 */ "VRN2M2\000" |
| 1606 | /* 1423 */ "VRN3M2\000" |
| 1607 | /* 1430 */ "VRN4M2\000" |
| 1608 | /* 1437 */ "TRM2\000" |
| 1609 | /* 1442 */ "VRM2\000" |
| 1610 | /* 1447 */ "GPRPair_with_sub_gpr_even_in_GPRNoX0X2\000" |
| 1611 | /* 1486 */ "YGPR_with_sub_cap_addr_in_GPRNoX0X2\000" |
| 1612 | /* 1522 */ "GPRPair_with_sub_gpr_even_in_GPRNoX2\000" |
| 1613 | /* 1559 */ "YGPR_with_sub_cap_addr_in_GPRNoX2\000" |
| 1614 | /* 1593 */ "anonymous_15514\000" |
| 1615 | /* 1609 */ "FPR64\000" |
| 1616 | /* 1615 */ "ZZZ_VRMF4\000" |
| 1617 | /* 1625 */ "VRN2M4\000" |
| 1618 | /* 1632 */ "TRM4\000" |
| 1619 | /* 1637 */ "VRM4\000" |
| 1620 | /* 1642 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRX1X5\000" |
| 1621 | /* 1682 */ "YGPR_with_sub_cap_addr_in_GPRX1X5\000" |
| 1622 | /* 1716 */ "YGPR_with_sub_cap_addr_in_GPRX5\000" |
| 1623 | /* 1748 */ "GPRF16\000" |
| 1624 | /* 1755 */ "FPR16\000" |
| 1625 | /* 1761 */ "FPR256\000" |
| 1626 | /* 1768 */ "GPRPair_with_sub_gpr_even_in_GPRC_and_GPRS07\000" |
| 1627 | /* 1813 */ "YGPR_with_sub_cap_addr_in_GPRC_and_GPRS07\000" |
| 1628 | /* 1855 */ "GPRPair_with_sub_gpr_even_in_GPRS07\000" |
| 1629 | /* 1891 */ "YGPR_with_sub_cap_addr_in_GPRS07\000" |
| 1630 | /* 1924 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRX7\000" |
| 1631 | /* 1962 */ "YGPR_with_sub_cap_addr_in_GPRX7\000" |
| 1632 | /* 1994 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7\000" |
| 1633 | /* 2050 */ "YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCNonX7\000" |
| 1634 | /* 2100 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRTCNonX7\000" |
| 1635 | /* 2143 */ "YGPR_with_sub_cap_addr_in_GPRTCNonX7\000" |
| 1636 | /* 2180 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7\000" |
| 1637 | /* 2225 */ "YGPR_with_sub_cap_addr_in_GPRJALRNonX7\000" |
| 1638 | /* 2264 */ "FPR128\000" |
| 1639 | /* 2271 */ "ZZZ_VRMF8\000" |
| 1640 | /* 2281 */ "VRM8\000" |
| 1641 | /* 2286 */ "GPRF32C\000" |
| 1642 | /* 2294 */ "FPR32C\000" |
| 1643 | /* 2301 */ "FPR64C\000" |
| 1644 | /* 2308 */ "YGPR_with_sub_16_in_GPRF16C\000" |
| 1645 | /* 2336 */ "FPR256_with_sub_16_in_FPR16C\000" |
| 1646 | /* 2365 */ "FPR128_with_sub_16_in_FPR16C\000" |
| 1647 | /* 2394 */ "GPRC\000" |
| 1648 | /* 2399 */ "GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC\000" |
| 1649 | /* 2450 */ "YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTC\000" |
| 1650 | /* 2495 */ "GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC\000" |
| 1651 | /* 2539 */ "YGPR_with_sub_cap_addr_in_GPRC_and_GPRTC\000" |
| 1652 | /* 2580 */ "GPRPair_with_sub_gpr_even_in_GPRTC\000" |
| 1653 | /* 2615 */ "YGPR_with_sub_cap_addr_in_GPRTC\000" |
| 1654 | /* 2647 */ "GPRPairC\000" |
| 1655 | /* 2656 */ "ZZZ_VM\000" |
| 1656 | /* 2663 */ "GPRPair_with_sub_gpr_even_in_SP\000" |
| 1657 | /* 2695 */ "YGPR_with_sub_cap_addr_in_SP\000" |
| 1658 | /* 2724 */ "GPRPair_with_sub_gpr_even_in_GPRJALR\000" |
| 1659 | /* 2761 */ "YGPR_with_sub_cap_addr_in_GPRJALR\000" |
| 1660 | /* 2795 */ "MR\000" |
| 1661 | /* 2798 */ "YGPR\000" |
| 1662 | /* 2803 */ "VCSR\000" |
| 1663 | /* 2808 */ "TR\000" |
| 1664 | /* 2811 */ "VR\000" |
| 1665 | /* 2814 */ "GPRPair\000" |
| 1666 | }; |
| 1667 | #ifdef __GNUC__ |
| 1668 | #pragma GCC diagnostic pop |
| 1669 | #endif |
| 1670 | |
| 1671 | using RISCVRegisterClassStorage = MCRegisterClassStorage<152, 2276, 417, 2090, 109, 620>; |
| 1672 | inline constexpr MCRegisterClassStorage<152, 2276, 417, 2090, 109, 620> RISCVMCRegisterClassStorage = { |
| 1673 | .Classes: { |
| 1674 | { |
| 1675 | offsetof(RISCVRegisterClassStorage, Regs[0]) - 0 * sizeof(MCRegisterClass), |
| 1676 | offsetof(RISCVRegisterClassStorage, BitSets[0]) - 0 * sizeof(MCRegisterClass), |
| 1677 | .NameIdx: 2795, |
| 1678 | .RegSizeInBits: 8, |
| 1679 | .RegsSize: 8, |
| 1680 | .RegSetBegin: 11, /* MinRegVal */ |
| 1681 | .RegSetSize: 8, /* RegSetSize */ |
| 1682 | .ID: RISCV::MRRegClassID, |
| 1683 | .CopyCost: 1, /* CopyCost */ |
| 1684 | .Allocatable: true, /* Allocatable */ |
| 1685 | .BaseClass: false, |
| 1686 | offsetof(RISCVRegisterClassStorage, SubClassMasks[0]) - 0 * sizeof(MCRegisterClass), |
| 1687 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 0 * sizeof(MCRegisterClass), |
| 1688 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1689 | .AllocationPriority: 0, |
| 1690 | .GlobalPriority: false, |
| 1691 | .TSFlags: 0x00, /* TSFlags */ |
| 1692 | .SpillStackID: 0, /* SpillStackID */ |
| 1693 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1694 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1695 | offsetof(RISCVRegisterClassStorage, SuperClasses[0]) - 0 * sizeof(MCRegisterClass), |
| 1696 | .SuperClassesSize: 0 |
| 1697 | }, |
| 1698 | { |
| 1699 | offsetof(RISCVRegisterClassStorage, Regs[8]) - 1 * sizeof(MCRegisterClass), |
| 1700 | offsetof(RISCVRegisterClassStorage, BitSets[1]) - 1 * sizeof(MCRegisterClass), |
| 1701 | .NameIdx: 0, |
| 1702 | .RegSizeInBits: 8, |
| 1703 | .RegsSize: 1, |
| 1704 | .RegSetBegin: 11, /* MinRegVal */ |
| 1705 | .RegSetSize: 1, /* RegSetSize */ |
| 1706 | .ID: RISCV::MR0RegClassID, |
| 1707 | .CopyCost: 1, /* CopyCost */ |
| 1708 | .Allocatable: true, /* Allocatable */ |
| 1709 | .BaseClass: false, |
| 1710 | offsetof(RISCVRegisterClassStorage, SubClassMasks[5]) - 1 * sizeof(MCRegisterClass), |
| 1711 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 1 * sizeof(MCRegisterClass), |
| 1712 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1713 | .AllocationPriority: 0, |
| 1714 | .GlobalPriority: false, |
| 1715 | .TSFlags: 0x00, /* TSFlags */ |
| 1716 | .SpillStackID: 0, /* SpillStackID */ |
| 1717 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1718 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1719 | offsetof(RISCVRegisterClassStorage, SuperClasses[0]) - 1 * sizeof(MCRegisterClass), |
| 1720 | .SuperClassesSize: 1 |
| 1721 | }, |
| 1722 | { |
| 1723 | offsetof(RISCVRegisterClassStorage, Regs[9]) - 2 * sizeof(MCRegisterClass), |
| 1724 | offsetof(RISCVRegisterClassStorage, BitSets[2]) - 2 * sizeof(MCRegisterClass), |
| 1725 | .NameIdx: 1755, |
| 1726 | .RegSizeInBits: 16, |
| 1727 | .RegsSize: 32, |
| 1728 | .RegSetBegin: 163, /* MinRegVal */ |
| 1729 | .RegSetSize: 32, /* RegSetSize */ |
| 1730 | .ID: RISCV::FPR16RegClassID, |
| 1731 | .CopyCost: 1, /* CopyCost */ |
| 1732 | .Allocatable: true, /* Allocatable */ |
| 1733 | .BaseClass: false, |
| 1734 | offsetof(RISCVRegisterClassStorage, SubClassMasks[10]) - 2 * sizeof(MCRegisterClass), |
| 1735 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[0]) - 2 * sizeof(MCRegisterClass), |
| 1736 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1737 | .AllocationPriority: 0, |
| 1738 | .GlobalPriority: false, |
| 1739 | .TSFlags: 0x00, /* TSFlags */ |
| 1740 | .SpillStackID: 0, /* SpillStackID */ |
| 1741 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1742 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1743 | offsetof(RISCVRegisterClassStorage, SuperClasses[1]) - 2 * sizeof(MCRegisterClass), |
| 1744 | .SuperClassesSize: 0 |
| 1745 | }, |
| 1746 | { |
| 1747 | offsetof(RISCVRegisterClassStorage, Regs[41]) - 3 * sizeof(MCRegisterClass), |
| 1748 | offsetof(RISCVRegisterClassStorage, BitSets[6]) - 3 * sizeof(MCRegisterClass), |
| 1749 | .NameIdx: 1748, |
| 1750 | .RegSizeInBits: 16, |
| 1751 | .RegsSize: 32, |
| 1752 | .RegSetBegin: 227, /* MinRegVal */ |
| 1753 | .RegSetSize: 32, /* RegSetSize */ |
| 1754 | .ID: RISCV::GPRF16RegClassID, |
| 1755 | .CopyCost: 1, /* CopyCost */ |
| 1756 | .Allocatable: true, /* Allocatable */ |
| 1757 | .BaseClass: false, |
| 1758 | offsetof(RISCVRegisterClassStorage, SubClassMasks[20]) - 3 * sizeof(MCRegisterClass), |
| 1759 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[43]) - 3 * sizeof(MCRegisterClass), |
| 1760 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1761 | .AllocationPriority: 0, |
| 1762 | .GlobalPriority: false, |
| 1763 | .TSFlags: 0x00, /* TSFlags */ |
| 1764 | .SpillStackID: 0, /* SpillStackID */ |
| 1765 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1766 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1767 | offsetof(RISCVRegisterClassStorage, SuperClasses[1]) - 3 * sizeof(MCRegisterClass), |
| 1768 | .SuperClassesSize: 0 |
| 1769 | }, |
| 1770 | { |
| 1771 | offsetof(RISCVRegisterClassStorage, Regs[73]) - 4 * sizeof(MCRegisterClass), |
| 1772 | offsetof(RISCVRegisterClassStorage, BitSets[10]) - 4 * sizeof(MCRegisterClass), |
| 1773 | .NameIdx: 809, |
| 1774 | .RegSizeInBits: 16, |
| 1775 | .RegsSize: 31, |
| 1776 | .RegSetBegin: 228, /* MinRegVal */ |
| 1777 | .RegSetSize: 31, /* RegSetSize */ |
| 1778 | .ID: RISCV::GPRF16NoX0RegClassID, |
| 1779 | .CopyCost: 1, /* CopyCost */ |
| 1780 | .Allocatable: true, /* Allocatable */ |
| 1781 | .BaseClass: false, |
| 1782 | offsetof(RISCVRegisterClassStorage, SubClassMasks[35]) - 4 * sizeof(MCRegisterClass), |
| 1783 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[43]) - 4 * sizeof(MCRegisterClass), |
| 1784 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1785 | .AllocationPriority: 0, |
| 1786 | .GlobalPriority: false, |
| 1787 | .TSFlags: 0x00, /* TSFlags */ |
| 1788 | .SpillStackID: 0, /* SpillStackID */ |
| 1789 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1790 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1791 | offsetof(RISCVRegisterClassStorage, SuperClasses[1]) - 4 * sizeof(MCRegisterClass), |
| 1792 | .SuperClassesSize: 1 |
| 1793 | }, |
| 1794 | { |
| 1795 | offsetof(RISCVRegisterClassStorage, Regs[104]) - 5 * sizeof(MCRegisterClass), |
| 1796 | offsetof(RISCVRegisterClassStorage, BitSets[14]) - 5 * sizeof(MCRegisterClass), |
| 1797 | .NameIdx: 2358, |
| 1798 | .RegSizeInBits: 16, |
| 1799 | .RegsSize: 8, |
| 1800 | .RegSetBegin: 171, /* MinRegVal */ |
| 1801 | .RegSetSize: 8, /* RegSetSize */ |
| 1802 | .ID: RISCV::FPR16CRegClassID, |
| 1803 | .CopyCost: 1, /* CopyCost */ |
| 1804 | .Allocatable: true, /* Allocatable */ |
| 1805 | .BaseClass: false, |
| 1806 | offsetof(RISCVRegisterClassStorage, SubClassMasks[50]) - 5 * sizeof(MCRegisterClass), |
| 1807 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[0]) - 5 * sizeof(MCRegisterClass), |
| 1808 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1809 | .AllocationPriority: 0, |
| 1810 | .GlobalPriority: false, |
| 1811 | .TSFlags: 0x00, /* TSFlags */ |
| 1812 | .SpillStackID: 0, /* SpillStackID */ |
| 1813 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1814 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1815 | offsetof(RISCVRegisterClassStorage, SuperClasses[2]) - 5 * sizeof(MCRegisterClass), |
| 1816 | .SuperClassesSize: 1 |
| 1817 | }, |
| 1818 | { |
| 1819 | offsetof(RISCVRegisterClassStorage, Regs[112]) - 6 * sizeof(MCRegisterClass), |
| 1820 | offsetof(RISCVRegisterClassStorage, BitSets[15]) - 6 * sizeof(MCRegisterClass), |
| 1821 | .NameIdx: 2328, |
| 1822 | .RegSizeInBits: 16, |
| 1823 | .RegsSize: 8, |
| 1824 | .RegSetBegin: 235, /* MinRegVal */ |
| 1825 | .RegSetSize: 8, /* RegSetSize */ |
| 1826 | .ID: RISCV::GPRF16CRegClassID, |
| 1827 | .CopyCost: 1, /* CopyCost */ |
| 1828 | .Allocatable: true, /* Allocatable */ |
| 1829 | .BaseClass: false, |
| 1830 | offsetof(RISCVRegisterClassStorage, SubClassMasks[60]) - 6 * sizeof(MCRegisterClass), |
| 1831 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[43]) - 6 * sizeof(MCRegisterClass), |
| 1832 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1833 | .AllocationPriority: 0, |
| 1834 | .GlobalPriority: false, |
| 1835 | .TSFlags: 0x00, /* TSFlags */ |
| 1836 | .SpillStackID: 0, /* SpillStackID */ |
| 1837 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1838 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1839 | offsetof(RISCVRegisterClassStorage, SuperClasses[3]) - 6 * sizeof(MCRegisterClass), |
| 1840 | .SuperClassesSize: 2 |
| 1841 | }, |
| 1842 | { |
| 1843 | offsetof(RISCVRegisterClassStorage, Regs[120]) - 7 * sizeof(MCRegisterClass), |
| 1844 | offsetof(RISCVRegisterClassStorage, BitSets[16]) - 7 * sizeof(MCRegisterClass), |
| 1845 | .NameIdx: 731, |
| 1846 | .RegSizeInBits: 16, |
| 1847 | .RegsSize: 1, |
| 1848 | .RegSetBegin: 227, /* MinRegVal */ |
| 1849 | .RegSetSize: 1, /* RegSetSize */ |
| 1850 | .ID: RISCV::GPRF16X0RegClassID, |
| 1851 | .CopyCost: 1, /* CopyCost */ |
| 1852 | .Allocatable: true, /* Allocatable */ |
| 1853 | .BaseClass: false, |
| 1854 | offsetof(RISCVRegisterClassStorage, SubClassMasks[75]) - 7 * sizeof(MCRegisterClass), |
| 1855 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[0]) - 7 * sizeof(MCRegisterClass), |
| 1856 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1857 | .AllocationPriority: 0, |
| 1858 | .GlobalPriority: false, |
| 1859 | .TSFlags: 0x00, /* TSFlags */ |
| 1860 | .SpillStackID: 0, /* SpillStackID */ |
| 1861 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1862 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1863 | offsetof(RISCVRegisterClassStorage, SuperClasses[5]) - 7 * sizeof(MCRegisterClass), |
| 1864 | .SuperClassesSize: 1 |
| 1865 | }, |
| 1866 | { |
| 1867 | offsetof(RISCVRegisterClassStorage, Regs[121]) - 8 * sizeof(MCRegisterClass), |
| 1868 | offsetof(RISCVRegisterClassStorage, BitSets[17]) - 8 * sizeof(MCRegisterClass), |
| 1869 | .NameIdx: 1400, |
| 1870 | .RegSizeInBits: 32, |
| 1871 | .RegsSize: 32, |
| 1872 | .RegSetBegin: 131, /* MinRegVal */ |
| 1873 | .RegSetSize: 32, /* RegSetSize */ |
| 1874 | .ID: RISCV::FPR32RegClassID, |
| 1875 | .CopyCost: 1, /* CopyCost */ |
| 1876 | .Allocatable: true, /* Allocatable */ |
| 1877 | .BaseClass: false, |
| 1878 | offsetof(RISCVRegisterClassStorage, SubClassMasks[85]) - 8 * sizeof(MCRegisterClass), |
| 1879 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[2]) - 8 * sizeof(MCRegisterClass), |
| 1880 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1881 | .AllocationPriority: 0, |
| 1882 | .GlobalPriority: false, |
| 1883 | .TSFlags: 0x00, /* TSFlags */ |
| 1884 | .SpillStackID: 0, /* SpillStackID */ |
| 1885 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1886 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1887 | offsetof(RISCVRegisterClassStorage, SuperClasses[6]) - 8 * sizeof(MCRegisterClass), |
| 1888 | .SuperClassesSize: 0 |
| 1889 | }, |
| 1890 | { |
| 1891 | offsetof(RISCVRegisterClassStorage, Regs[153]) - 9 * sizeof(MCRegisterClass), |
| 1892 | offsetof(RISCVRegisterClassStorage, BitSets[21]) - 9 * sizeof(MCRegisterClass), |
| 1893 | .NameIdx: 2799, |
| 1894 | .RegSizeInBits: 0, |
| 1895 | .RegsSize: 32, |
| 1896 | .RegSetBegin: 67, /* MinRegVal */ |
| 1897 | .RegSetSize: 32, /* RegSetSize */ |
| 1898 | .ID: RISCV::GPRRegClassID, |
| 1899 | .CopyCost: 1, /* CopyCost */ |
| 1900 | .Allocatable: true, /* Allocatable */ |
| 1901 | .BaseClass: false, |
| 1902 | offsetof(RISCVRegisterClassStorage, SubClassMasks[95]) - 9 * sizeof(MCRegisterClass), |
| 1903 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 9 * sizeof(MCRegisterClass), |
| 1904 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1905 | .AllocationPriority: 0, |
| 1906 | .GlobalPriority: false, |
| 1907 | .TSFlags: 0x00, /* TSFlags */ |
| 1908 | .SpillStackID: 0, /* SpillStackID */ |
| 1909 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1910 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1911 | offsetof(RISCVRegisterClassStorage, SuperClasses[6]) - 9 * sizeof(MCRegisterClass), |
| 1912 | .SuperClassesSize: 0 |
| 1913 | }, |
| 1914 | { |
| 1915 | offsetof(RISCVRegisterClassStorage, Regs[185]) - 10 * sizeof(MCRegisterClass), |
| 1916 | offsetof(RISCVRegisterClassStorage, BitSets[25]) - 10 * sizeof(MCRegisterClass), |
| 1917 | .NameIdx: 1393, |
| 1918 | .RegSizeInBits: 32, |
| 1919 | .RegsSize: 32, |
| 1920 | .RegSetBegin: 260, /* MinRegVal */ |
| 1921 | .RegSetSize: 32, /* RegSetSize */ |
| 1922 | .ID: RISCV::GPRF32RegClassID, |
| 1923 | .CopyCost: 1, /* CopyCost */ |
| 1924 | .Allocatable: true, /* Allocatable */ |
| 1925 | .BaseClass: false, |
| 1926 | offsetof(RISCVRegisterClassStorage, SubClassMasks[115]) - 10 * sizeof(MCRegisterClass), |
| 1927 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[46]) - 10 * sizeof(MCRegisterClass), |
| 1928 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1929 | .AllocationPriority: 0, |
| 1930 | .GlobalPriority: false, |
| 1931 | .TSFlags: 0x00, /* TSFlags */ |
| 1932 | .SpillStackID: 0, /* SpillStackID */ |
| 1933 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1934 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1935 | offsetof(RISCVRegisterClassStorage, SuperClasses[6]) - 10 * sizeof(MCRegisterClass), |
| 1936 | .SuperClassesSize: 0 |
| 1937 | }, |
| 1938 | { |
| 1939 | offsetof(RISCVRegisterClassStorage, Regs[217]) - 11 * sizeof(MCRegisterClass), |
| 1940 | offsetof(RISCVRegisterClassStorage, BitSets[29]) - 11 * sizeof(MCRegisterClass), |
| 1941 | .NameIdx: 778, |
| 1942 | .RegSizeInBits: 32, |
| 1943 | .RegsSize: 31, |
| 1944 | .RegSetBegin: 261, /* MinRegVal */ |
| 1945 | .RegSetSize: 31, /* RegSetSize */ |
| 1946 | .ID: RISCV::GPRF32NoX0RegClassID, |
| 1947 | .CopyCost: 1, /* CopyCost */ |
| 1948 | .Allocatable: true, /* Allocatable */ |
| 1949 | .BaseClass: false, |
| 1950 | offsetof(RISCVRegisterClassStorage, SubClassMasks[130]) - 11 * sizeof(MCRegisterClass), |
| 1951 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[46]) - 11 * sizeof(MCRegisterClass), |
| 1952 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1953 | .AllocationPriority: 0, |
| 1954 | .GlobalPriority: false, |
| 1955 | .TSFlags: 0x00, /* TSFlags */ |
| 1956 | .SpillStackID: 0, /* SpillStackID */ |
| 1957 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1958 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1959 | offsetof(RISCVRegisterClassStorage, SuperClasses[6]) - 11 * sizeof(MCRegisterClass), |
| 1960 | .SuperClassesSize: 1 |
| 1961 | }, |
| 1962 | { |
| 1963 | offsetof(RISCVRegisterClassStorage, Regs[248]) - 12 * sizeof(MCRegisterClass), |
| 1964 | offsetof(RISCVRegisterClassStorage, BitSets[33]) - 12 * sizeof(MCRegisterClass), |
| 1965 | .NameIdx: 820, |
| 1966 | .RegSizeInBits: 0, |
| 1967 | .RegsSize: 31, |
| 1968 | .RegSetBegin: 68, /* MinRegVal */ |
| 1969 | .RegSetSize: 31, /* RegSetSize */ |
| 1970 | .ID: RISCV::GPRNoX0RegClassID, |
| 1971 | .CopyCost: 1, /* CopyCost */ |
| 1972 | .Allocatable: true, /* Allocatable */ |
| 1973 | .BaseClass: false, |
| 1974 | offsetof(RISCVRegisterClassStorage, SubClassMasks[145]) - 12 * sizeof(MCRegisterClass), |
| 1975 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 12 * sizeof(MCRegisterClass), |
| 1976 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 1977 | .AllocationPriority: 0, |
| 1978 | .GlobalPriority: false, |
| 1979 | .TSFlags: 0x00, /* TSFlags */ |
| 1980 | .SpillStackID: 0, /* SpillStackID */ |
| 1981 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 1982 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 1983 | offsetof(RISCVRegisterClassStorage, SuperClasses[7]) - 12 * sizeof(MCRegisterClass), |
| 1984 | .SuperClassesSize: 1 |
| 1985 | }, |
| 1986 | { |
| 1987 | offsetof(RISCVRegisterClassStorage, Regs[279]) - 13 * sizeof(MCRegisterClass), |
| 1988 | offsetof(RISCVRegisterClassStorage, BitSets[37]) - 13 * sizeof(MCRegisterClass), |
| 1989 | .NameIdx: 1551, |
| 1990 | .RegSizeInBits: 0, |
| 1991 | .RegsSize: 31, |
| 1992 | .RegSetBegin: 67, /* MinRegVal */ |
| 1993 | .RegSetSize: 32, /* RegSetSize */ |
| 1994 | .ID: RISCV::GPRNoX2RegClassID, |
| 1995 | .CopyCost: 1, /* CopyCost */ |
| 1996 | .Allocatable: true, /* Allocatable */ |
| 1997 | .BaseClass: false, |
| 1998 | offsetof(RISCVRegisterClassStorage, SubClassMasks[165]) - 13 * sizeof(MCRegisterClass), |
| 1999 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 13 * sizeof(MCRegisterClass), |
| 2000 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2001 | .AllocationPriority: 0, |
| 2002 | .GlobalPriority: false, |
| 2003 | .TSFlags: 0x00, /* TSFlags */ |
| 2004 | .SpillStackID: 0, /* SpillStackID */ |
| 2005 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2006 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2007 | offsetof(RISCVRegisterClassStorage, SuperClasses[8]) - 13 * sizeof(MCRegisterClass), |
| 2008 | .SuperClassesSize: 1 |
| 2009 | }, |
| 2010 | { |
| 2011 | offsetof(RISCVRegisterClassStorage, Regs[310]) - 14 * sizeof(MCRegisterClass), |
| 2012 | offsetof(RISCVRegisterClassStorage, BitSets[41]) - 14 * sizeof(MCRegisterClass), |
| 2013 | .NameIdx: 878, |
| 2014 | .RegSizeInBits: 0, |
| 2015 | .RegsSize: 31, |
| 2016 | .RegSetBegin: 67, /* MinRegVal */ |
| 2017 | .RegSetSize: 31, /* RegSetSize */ |
| 2018 | .ID: RISCV::GPRNoX31RegClassID, |
| 2019 | .CopyCost: 1, /* CopyCost */ |
| 2020 | .Allocatable: true, /* Allocatable */ |
| 2021 | .BaseClass: false, |
| 2022 | offsetof(RISCVRegisterClassStorage, SubClassMasks[185]) - 14 * sizeof(MCRegisterClass), |
| 2023 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 14 * sizeof(MCRegisterClass), |
| 2024 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2025 | .AllocationPriority: 0, |
| 2026 | .GlobalPriority: false, |
| 2027 | .TSFlags: 0x00, /* TSFlags */ |
| 2028 | .SpillStackID: 0, /* SpillStackID */ |
| 2029 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2030 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2031 | offsetof(RISCVRegisterClassStorage, SuperClasses[9]) - 14 * sizeof(MCRegisterClass), |
| 2032 | .SuperClassesSize: 1 |
| 2033 | }, |
| 2034 | { |
| 2035 | offsetof(RISCVRegisterClassStorage, Regs[341]) - 15 * sizeof(MCRegisterClass), |
| 2036 | offsetof(RISCVRegisterClassStorage, BitSets[45]) - 15 * sizeof(MCRegisterClass), |
| 2037 | .NameIdx: 1476, |
| 2038 | .RegSizeInBits: 0, |
| 2039 | .RegsSize: 30, |
| 2040 | .RegSetBegin: 68, /* MinRegVal */ |
| 2041 | .RegSetSize: 31, /* RegSetSize */ |
| 2042 | .ID: RISCV::GPRNoX0X2RegClassID, |
| 2043 | .CopyCost: 1, /* CopyCost */ |
| 2044 | .Allocatable: true, /* Allocatable */ |
| 2045 | .BaseClass: false, |
| 2046 | offsetof(RISCVRegisterClassStorage, SubClassMasks[205]) - 15 * sizeof(MCRegisterClass), |
| 2047 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 15 * sizeof(MCRegisterClass), |
| 2048 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2049 | .AllocationPriority: 0, |
| 2050 | .GlobalPriority: false, |
| 2051 | .TSFlags: 0x00, /* TSFlags */ |
| 2052 | .SpillStackID: 0, /* SpillStackID */ |
| 2053 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2054 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2055 | offsetof(RISCVRegisterClassStorage, SuperClasses[10]) - 15 * sizeof(MCRegisterClass), |
| 2056 | .SuperClassesSize: 3 |
| 2057 | }, |
| 2058 | { |
| 2059 | offsetof(RISCVRegisterClassStorage, Regs[371]) - 16 * sizeof(MCRegisterClass), |
| 2060 | offsetof(RISCVRegisterClassStorage, BitSets[49]) - 16 * sizeof(MCRegisterClass), |
| 2061 | .NameIdx: 866, |
| 2062 | .RegSizeInBits: 0, |
| 2063 | .RegsSize: 30, |
| 2064 | .RegSetBegin: 68, /* MinRegVal */ |
| 2065 | .RegSetSize: 30, /* RegSetSize */ |
| 2066 | .ID: RISCV::GPRNoX0_and_GPRNoX31RegClassID, |
| 2067 | .CopyCost: 1, /* CopyCost */ |
| 2068 | .Allocatable: true, /* Allocatable */ |
| 2069 | .BaseClass: false, |
| 2070 | offsetof(RISCVRegisterClassStorage, SubClassMasks[225]) - 16 * sizeof(MCRegisterClass), |
| 2071 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 16 * sizeof(MCRegisterClass), |
| 2072 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2073 | .AllocationPriority: 0, |
| 2074 | .GlobalPriority: false, |
| 2075 | .TSFlags: 0x00, /* TSFlags */ |
| 2076 | .SpillStackID: 0, /* SpillStackID */ |
| 2077 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2078 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2079 | offsetof(RISCVRegisterClassStorage, SuperClasses[13]) - 16 * sizeof(MCRegisterClass), |
| 2080 | .SuperClassesSize: 3 |
| 2081 | }, |
| 2082 | { |
| 2083 | offsetof(RISCVRegisterClassStorage, Regs[401]) - 17 * sizeof(MCRegisterClass), |
| 2084 | offsetof(RISCVRegisterClassStorage, BitSets[53]) - 17 * sizeof(MCRegisterClass), |
| 2085 | .NameIdx: 962, |
| 2086 | .RegSizeInBits: 0, |
| 2087 | .RegsSize: 30, |
| 2088 | .RegSetBegin: 67, /* MinRegVal */ |
| 2089 | .RegSetSize: 31, /* RegSetSize */ |
| 2090 | .ID: RISCV::GPRNoX2_and_GPRNoX31RegClassID, |
| 2091 | .CopyCost: 1, /* CopyCost */ |
| 2092 | .Allocatable: true, /* Allocatable */ |
| 2093 | .BaseClass: false, |
| 2094 | offsetof(RISCVRegisterClassStorage, SubClassMasks[245]) - 17 * sizeof(MCRegisterClass), |
| 2095 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 17 * sizeof(MCRegisterClass), |
| 2096 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2097 | .AllocationPriority: 0, |
| 2098 | .GlobalPriority: false, |
| 2099 | .TSFlags: 0x00, /* TSFlags */ |
| 2100 | .SpillStackID: 0, /* SpillStackID */ |
| 2101 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2102 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2103 | offsetof(RISCVRegisterClassStorage, SuperClasses[16]) - 17 * sizeof(MCRegisterClass), |
| 2104 | .SuperClassesSize: 3 |
| 2105 | }, |
| 2106 | { |
| 2107 | offsetof(RISCVRegisterClassStorage, Regs[431]) - 18 * sizeof(MCRegisterClass), |
| 2108 | offsetof(RISCVRegisterClassStorage, BitSets[57]) - 18 * sizeof(MCRegisterClass), |
| 2109 | .NameIdx: 913, |
| 2110 | .RegSizeInBits: 0, |
| 2111 | .RegsSize: 29, |
| 2112 | .RegSetBegin: 68, /* MinRegVal */ |
| 2113 | .RegSetSize: 30, /* RegSetSize */ |
| 2114 | .ID: RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, |
| 2115 | .CopyCost: 1, /* CopyCost */ |
| 2116 | .Allocatable: true, /* Allocatable */ |
| 2117 | .BaseClass: false, |
| 2118 | offsetof(RISCVRegisterClassStorage, SubClassMasks[265]) - 18 * sizeof(MCRegisterClass), |
| 2119 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 18 * sizeof(MCRegisterClass), |
| 2120 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2121 | .AllocationPriority: 0, |
| 2122 | .GlobalPriority: false, |
| 2123 | .TSFlags: 0x00, /* TSFlags */ |
| 2124 | .SpillStackID: 0, /* SpillStackID */ |
| 2125 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2126 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2127 | offsetof(RISCVRegisterClassStorage, SuperClasses[19]) - 18 * sizeof(MCRegisterClass), |
| 2128 | .SuperClassesSize: 7 |
| 2129 | }, |
| 2130 | { |
| 2131 | offsetof(RISCVRegisterClassStorage, Regs[460]) - 19 * sizeof(MCRegisterClass), |
| 2132 | offsetof(RISCVRegisterClassStorage, BitSets[61]) - 19 * sizeof(MCRegisterClass), |
| 2133 | .NameIdx: 2753, |
| 2134 | .RegSizeInBits: 0, |
| 2135 | .RegsSize: 26, |
| 2136 | .RegSetBegin: 73, /* MinRegVal */ |
| 2137 | .RegSetSize: 26, /* RegSetSize */ |
| 2138 | .ID: RISCV::GPRJALRRegClassID, |
| 2139 | .CopyCost: 1, /* CopyCost */ |
| 2140 | .Allocatable: true, /* Allocatable */ |
| 2141 | .BaseClass: false, |
| 2142 | offsetof(RISCVRegisterClassStorage, SubClassMasks[285]) - 19 * sizeof(MCRegisterClass), |
| 2143 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 19 * sizeof(MCRegisterClass), |
| 2144 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2145 | .AllocationPriority: 0, |
| 2146 | .GlobalPriority: false, |
| 2147 | .TSFlags: 0x00, /* TSFlags */ |
| 2148 | .SpillStackID: 0, /* SpillStackID */ |
| 2149 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2150 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2151 | offsetof(RISCVRegisterClassStorage, SuperClasses[26]) - 19 * sizeof(MCRegisterClass), |
| 2152 | .SuperClassesSize: 4 |
| 2153 | }, |
| 2154 | { |
| 2155 | offsetof(RISCVRegisterClassStorage, Regs[486]) - 20 * sizeof(MCRegisterClass), |
| 2156 | offsetof(RISCVRegisterClassStorage, BitSets[65]) - 20 * sizeof(MCRegisterClass), |
| 2157 | .NameIdx: 2212, |
| 2158 | .RegSizeInBits: 0, |
| 2159 | .RegsSize: 25, |
| 2160 | .RegSetBegin: 73, /* MinRegVal */ |
| 2161 | .RegSetSize: 26, /* RegSetSize */ |
| 2162 | .ID: RISCV::GPRJALRNonX7RegClassID, |
| 2163 | .CopyCost: 1, /* CopyCost */ |
| 2164 | .Allocatable: true, /* Allocatable */ |
| 2165 | .BaseClass: false, |
| 2166 | offsetof(RISCVRegisterClassStorage, SubClassMasks[305]) - 20 * sizeof(MCRegisterClass), |
| 2167 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 20 * sizeof(MCRegisterClass), |
| 2168 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2169 | .AllocationPriority: 0, |
| 2170 | .GlobalPriority: false, |
| 2171 | .TSFlags: 0x00, /* TSFlags */ |
| 2172 | .SpillStackID: 0, /* SpillStackID */ |
| 2173 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2174 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2175 | offsetof(RISCVRegisterClassStorage, SuperClasses[30]) - 20 * sizeof(MCRegisterClass), |
| 2176 | .SuperClassesSize: 5 |
| 2177 | }, |
| 2178 | { |
| 2179 | offsetof(RISCVRegisterClassStorage, Regs[511]) - 21 * sizeof(MCRegisterClass), |
| 2180 | offsetof(RISCVRegisterClassStorage, BitSets[69]) - 21 * sizeof(MCRegisterClass), |
| 2181 | .NameIdx: 1125, |
| 2182 | .RegSizeInBits: 0, |
| 2183 | .RegsSize: 25, |
| 2184 | .RegSetBegin: 73, /* MinRegVal */ |
| 2185 | .RegSetSize: 25, /* RegSetSize */ |
| 2186 | .ID: RISCV::GPRJALR_and_GPRNoX31RegClassID, |
| 2187 | .CopyCost: 1, /* CopyCost */ |
| 2188 | .Allocatable: true, /* Allocatable */ |
| 2189 | .BaseClass: false, |
| 2190 | offsetof(RISCVRegisterClassStorage, SubClassMasks[325]) - 21 * sizeof(MCRegisterClass), |
| 2191 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 21 * sizeof(MCRegisterClass), |
| 2192 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2193 | .AllocationPriority: 0, |
| 2194 | .GlobalPriority: false, |
| 2195 | .TSFlags: 0x00, /* TSFlags */ |
| 2196 | .SpillStackID: 0, /* SpillStackID */ |
| 2197 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2198 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2199 | offsetof(RISCVRegisterClassStorage, SuperClasses[35]) - 21 * sizeof(MCRegisterClass), |
| 2200 | .SuperClassesSize: 9 |
| 2201 | }, |
| 2202 | { |
| 2203 | offsetof(RISCVRegisterClassStorage, Regs[536]) - 22 * sizeof(MCRegisterClass), |
| 2204 | offsetof(RISCVRegisterClassStorage, BitSets[73]) - 22 * sizeof(MCRegisterClass), |
| 2205 | .NameIdx: 1015, |
| 2206 | .RegSizeInBits: 0, |
| 2207 | .RegsSize: 24, |
| 2208 | .RegSetBegin: 73, /* MinRegVal */ |
| 2209 | .RegSetSize: 25, /* RegSetSize */ |
| 2210 | .ID: RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 2211 | .CopyCost: 1, /* CopyCost */ |
| 2212 | .Allocatable: true, /* Allocatable */ |
| 2213 | .BaseClass: false, |
| 2214 | offsetof(RISCVRegisterClassStorage, SubClassMasks[345]) - 22 * sizeof(MCRegisterClass), |
| 2215 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 22 * sizeof(MCRegisterClass), |
| 2216 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2217 | .AllocationPriority: 0, |
| 2218 | .GlobalPriority: false, |
| 2219 | .TSFlags: 0x00, /* TSFlags */ |
| 2220 | .SpillStackID: 0, /* SpillStackID */ |
| 2221 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2222 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2223 | offsetof(RISCVRegisterClassStorage, SuperClasses[44]) - 22 * sizeof(MCRegisterClass), |
| 2224 | .SuperClassesSize: 11 |
| 2225 | }, |
| 2226 | { |
| 2227 | offsetof(RISCVRegisterClassStorage, Regs[560]) - 23 * sizeof(MCRegisterClass), |
| 2228 | offsetof(RISCVRegisterClassStorage, BitSets[77]) - 23 * sizeof(MCRegisterClass), |
| 2229 | .NameIdx: 2808, |
| 2230 | .RegSizeInBits: 0, |
| 2231 | .RegsSize: 16, |
| 2232 | .RegSetBegin: 19, /* MinRegVal */ |
| 2233 | .RegSetSize: 16, /* RegSetSize */ |
| 2234 | .ID: RISCV::TRRegClassID, |
| 2235 | .CopyCost: 1, /* CopyCost */ |
| 2236 | .Allocatable: true, /* Allocatable */ |
| 2237 | .BaseClass: false, |
| 2238 | offsetof(RISCVRegisterClassStorage, SubClassMasks[365]) - 23 * sizeof(MCRegisterClass), |
| 2239 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 23 * sizeof(MCRegisterClass), |
| 2240 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2241 | .AllocationPriority: 0, |
| 2242 | .GlobalPriority: false, |
| 2243 | .TSFlags: 0x00, /* TSFlags */ |
| 2244 | .SpillStackID: 0, /* SpillStackID */ |
| 2245 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2246 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2247 | offsetof(RISCVRegisterClassStorage, SuperClasses[55]) - 23 * sizeof(MCRegisterClass), |
| 2248 | .SuperClassesSize: 0 |
| 2249 | }, |
| 2250 | { |
| 2251 | offsetof(RISCVRegisterClassStorage, Regs[576]) - 24 * sizeof(MCRegisterClass), |
| 2252 | offsetof(RISCVRegisterClassStorage, BitSets[79]) - 24 * sizeof(MCRegisterClass), |
| 2253 | .NameIdx: 2444, |
| 2254 | .RegSizeInBits: 0, |
| 2255 | .RegsSize: 14, |
| 2256 | .RegSetBegin: 73, /* MinRegVal */ |
| 2257 | .RegSetSize: 26, /* RegSetSize */ |
| 2258 | .ID: RISCV::GPRTCRegClassID, |
| 2259 | .CopyCost: 1, /* CopyCost */ |
| 2260 | .Allocatable: true, /* Allocatable */ |
| 2261 | .BaseClass: false, |
| 2262 | offsetof(RISCVRegisterClassStorage, SubClassMasks[370]) - 24 * sizeof(MCRegisterClass), |
| 2263 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 24 * sizeof(MCRegisterClass), |
| 2264 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2265 | .AllocationPriority: 0, |
| 2266 | .GlobalPriority: false, |
| 2267 | .TSFlags: 0x00, /* TSFlags */ |
| 2268 | .SpillStackID: 0, /* SpillStackID */ |
| 2269 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2270 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2271 | offsetof(RISCVRegisterClassStorage, SuperClasses[55]) - 24 * sizeof(MCRegisterClass), |
| 2272 | .SuperClassesSize: 5 |
| 2273 | }, |
| 2274 | { |
| 2275 | offsetof(RISCVRegisterClassStorage, Regs[590]) - 25 * sizeof(MCRegisterClass), |
| 2276 | offsetof(RISCVRegisterClassStorage, BitSets[83]) - 25 * sizeof(MCRegisterClass), |
| 2277 | .NameIdx: 2431, |
| 2278 | .RegSizeInBits: 0, |
| 2279 | .RegsSize: 13, |
| 2280 | .RegSetBegin: 73, /* MinRegVal */ |
| 2281 | .RegSetSize: 25, /* RegSetSize */ |
| 2282 | .ID: RISCV::GPRNoX31_and_GPRTCRegClassID, |
| 2283 | .CopyCost: 1, /* CopyCost */ |
| 2284 | .Allocatable: true, /* Allocatable */ |
| 2285 | .BaseClass: false, |
| 2286 | offsetof(RISCVRegisterClassStorage, SubClassMasks[390]) - 25 * sizeof(MCRegisterClass), |
| 2287 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 25 * sizeof(MCRegisterClass), |
| 2288 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2289 | .AllocationPriority: 0, |
| 2290 | .GlobalPriority: false, |
| 2291 | .TSFlags: 0x00, /* TSFlags */ |
| 2292 | .SpillStackID: 0, /* SpillStackID */ |
| 2293 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2294 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2295 | offsetof(RISCVRegisterClassStorage, SuperClasses[60]) - 25 * sizeof(MCRegisterClass), |
| 2296 | .SuperClassesSize: 11 |
| 2297 | }, |
| 2298 | { |
| 2299 | offsetof(RISCVRegisterClassStorage, Regs[603]) - 26 * sizeof(MCRegisterClass), |
| 2300 | offsetof(RISCVRegisterClassStorage, BitSets[87]) - 26 * sizeof(MCRegisterClass), |
| 2301 | .NameIdx: 2039, |
| 2302 | .RegSizeInBits: 0, |
| 2303 | .RegsSize: 13, |
| 2304 | .RegSetBegin: 73, /* MinRegVal */ |
| 2305 | .RegSetSize: 26, /* RegSetSize */ |
| 2306 | .ID: RISCV::GPRTCNonX7RegClassID, |
| 2307 | .CopyCost: 1, /* CopyCost */ |
| 2308 | .Allocatable: true, /* Allocatable */ |
| 2309 | .BaseClass: false, |
| 2310 | offsetof(RISCVRegisterClassStorage, SubClassMasks[410]) - 26 * sizeof(MCRegisterClass), |
| 2311 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 26 * sizeof(MCRegisterClass), |
| 2312 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2313 | .AllocationPriority: 0, |
| 2314 | .GlobalPriority: false, |
| 2315 | .TSFlags: 0x00, /* TSFlags */ |
| 2316 | .SpillStackID: 0, /* SpillStackID */ |
| 2317 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2318 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2319 | offsetof(RISCVRegisterClassStorage, SuperClasses[71]) - 26 * sizeof(MCRegisterClass), |
| 2320 | .SuperClassesSize: 7 |
| 2321 | }, |
| 2322 | { |
| 2323 | offsetof(RISCVRegisterClassStorage, Regs[616]) - 27 * sizeof(MCRegisterClass), |
| 2324 | offsetof(RISCVRegisterClassStorage, BitSets[91]) - 27 * sizeof(MCRegisterClass), |
| 2325 | .NameIdx: 2026, |
| 2326 | .RegSizeInBits: 0, |
| 2327 | .RegsSize: 12, |
| 2328 | .RegSetBegin: 73, /* MinRegVal */ |
| 2329 | .RegSetSize: 25, /* RegSetSize */ |
| 2330 | .ID: RISCV::GPRNoX31_and_GPRTCNonX7RegClassID, |
| 2331 | .CopyCost: 1, /* CopyCost */ |
| 2332 | .Allocatable: true, /* Allocatable */ |
| 2333 | .BaseClass: false, |
| 2334 | offsetof(RISCVRegisterClassStorage, SubClassMasks[430]) - 27 * sizeof(MCRegisterClass), |
| 2335 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 27 * sizeof(MCRegisterClass), |
| 2336 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2337 | .AllocationPriority: 0, |
| 2338 | .GlobalPriority: false, |
| 2339 | .TSFlags: 0x00, /* TSFlags */ |
| 2340 | .SpillStackID: 0, /* SpillStackID */ |
| 2341 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2342 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2343 | offsetof(RISCVRegisterClassStorage, SuperClasses[78]) - 27 * sizeof(MCRegisterClass), |
| 2344 | .SuperClassesSize: 15 |
| 2345 | }, |
| 2346 | { |
| 2347 | offsetof(RISCVRegisterClassStorage, Regs[628]) - 28 * sizeof(MCRegisterClass), |
| 2348 | offsetof(RISCVRegisterClassStorage, BitSets[95]) - 28 * sizeof(MCRegisterClass), |
| 2349 | .NameIdx: 2294, |
| 2350 | .RegSizeInBits: 32, |
| 2351 | .RegsSize: 8, |
| 2352 | .RegSetBegin: 139, /* MinRegVal */ |
| 2353 | .RegSetSize: 8, /* RegSetSize */ |
| 2354 | .ID: RISCV::FPR32CRegClassID, |
| 2355 | .CopyCost: 1, /* CopyCost */ |
| 2356 | .Allocatable: true, /* Allocatable */ |
| 2357 | .BaseClass: false, |
| 2358 | offsetof(RISCVRegisterClassStorage, SubClassMasks[450]) - 28 * sizeof(MCRegisterClass), |
| 2359 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[2]) - 28 * sizeof(MCRegisterClass), |
| 2360 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2361 | .AllocationPriority: 0, |
| 2362 | .GlobalPriority: false, |
| 2363 | .TSFlags: 0x00, /* TSFlags */ |
| 2364 | .SpillStackID: 0, /* SpillStackID */ |
| 2365 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2366 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2367 | offsetof(RISCVRegisterClassStorage, SuperClasses[93]) - 28 * sizeof(MCRegisterClass), |
| 2368 | .SuperClassesSize: 1 |
| 2369 | }, |
| 2370 | { |
| 2371 | offsetof(RISCVRegisterClassStorage, Regs[636]) - 29 * sizeof(MCRegisterClass), |
| 2372 | offsetof(RISCVRegisterClassStorage, BitSets[96]) - 29 * sizeof(MCRegisterClass), |
| 2373 | .NameIdx: 2394, |
| 2374 | .RegSizeInBits: 0, |
| 2375 | .RegsSize: 8, |
| 2376 | .RegSetBegin: 75, /* MinRegVal */ |
| 2377 | .RegSetSize: 8, /* RegSetSize */ |
| 2378 | .ID: RISCV::GPRCRegClassID, |
| 2379 | .CopyCost: 1, /* CopyCost */ |
| 2380 | .Allocatable: true, /* Allocatable */ |
| 2381 | .BaseClass: false, |
| 2382 | offsetof(RISCVRegisterClassStorage, SubClassMasks[460]) - 29 * sizeof(MCRegisterClass), |
| 2383 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 29 * sizeof(MCRegisterClass), |
| 2384 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2385 | .AllocationPriority: 0, |
| 2386 | .GlobalPriority: false, |
| 2387 | .TSFlags: 0x00, /* TSFlags */ |
| 2388 | .SpillStackID: 0, /* SpillStackID */ |
| 2389 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2390 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2391 | offsetof(RISCVRegisterClassStorage, SuperClasses[94]) - 29 * sizeof(MCRegisterClass), |
| 2392 | .SuperClassesSize: 12 |
| 2393 | }, |
| 2394 | { |
| 2395 | offsetof(RISCVRegisterClassStorage, Regs[644]) - 30 * sizeof(MCRegisterClass), |
| 2396 | offsetof(RISCVRegisterClassStorage, BitSets[97]) - 30 * sizeof(MCRegisterClass), |
| 2397 | .NameIdx: 2286, |
| 2398 | .RegSizeInBits: 32, |
| 2399 | .RegsSize: 8, |
| 2400 | .RegSetBegin: 268, /* MinRegVal */ |
| 2401 | .RegSetSize: 8, /* RegSetSize */ |
| 2402 | .ID: RISCV::GPRF32CRegClassID, |
| 2403 | .CopyCost: 1, /* CopyCost */ |
| 2404 | .Allocatable: true, /* Allocatable */ |
| 2405 | .BaseClass: false, |
| 2406 | offsetof(RISCVRegisterClassStorage, SubClassMasks[480]) - 30 * sizeof(MCRegisterClass), |
| 2407 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[46]) - 30 * sizeof(MCRegisterClass), |
| 2408 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2409 | .AllocationPriority: 0, |
| 2410 | .GlobalPriority: false, |
| 2411 | .TSFlags: 0x00, /* TSFlags */ |
| 2412 | .SpillStackID: 0, /* SpillStackID */ |
| 2413 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2414 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2415 | offsetof(RISCVRegisterClassStorage, SuperClasses[106]) - 30 * sizeof(MCRegisterClass), |
| 2416 | .SuperClassesSize: 2 |
| 2417 | }, |
| 2418 | { |
| 2419 | offsetof(RISCVRegisterClassStorage, Regs[652]) - 31 * sizeof(MCRegisterClass), |
| 2420 | offsetof(RISCVRegisterClassStorage, BitSets[98]) - 31 * sizeof(MCRegisterClass), |
| 2421 | .NameIdx: 1806, |
| 2422 | .RegSizeInBits: 0, |
| 2423 | .RegsSize: 8, |
| 2424 | .RegSetBegin: 75, /* MinRegVal */ |
| 2425 | .RegSetSize: 16, /* RegSetSize */ |
| 2426 | .ID: RISCV::GPRS07RegClassID, |
| 2427 | .CopyCost: 1, /* CopyCost */ |
| 2428 | .Allocatable: true, /* Allocatable */ |
| 2429 | .BaseClass: false, |
| 2430 | offsetof(RISCVRegisterClassStorage, SubClassMasks[495]) - 31 * sizeof(MCRegisterClass), |
| 2431 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 31 * sizeof(MCRegisterClass), |
| 2432 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2433 | .AllocationPriority: 0, |
| 2434 | .GlobalPriority: false, |
| 2435 | .TSFlags: 0x00, /* TSFlags */ |
| 2436 | .SpillStackID: 0, /* SpillStackID */ |
| 2437 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2438 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2439 | offsetof(RISCVRegisterClassStorage, SuperClasses[108]) - 31 * sizeof(MCRegisterClass), |
| 2440 | .SuperClassesSize: 12 |
| 2441 | }, |
| 2442 | { |
| 2443 | offsetof(RISCVRegisterClassStorage, Regs[660]) - 32 * sizeof(MCRegisterClass), |
| 2444 | offsetof(RISCVRegisterClassStorage, BitSets[100]) - 32 * sizeof(MCRegisterClass), |
| 2445 | .NameIdx: 1437, |
| 2446 | .RegSizeInBits: 0, |
| 2447 | .RegsSize: 8, |
| 2448 | .RegSetBegin: 19, /* MinRegVal */ |
| 2449 | .RegSetSize: 15, /* RegSetSize */ |
| 2450 | .ID: RISCV::TRM2RegClassID, |
| 2451 | .CopyCost: 1, /* CopyCost */ |
| 2452 | .Allocatable: true, /* Allocatable */ |
| 2453 | .BaseClass: false, |
| 2454 | offsetof(RISCVRegisterClassStorage, SubClassMasks[515]) - 32 * sizeof(MCRegisterClass), |
| 2455 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 32 * sizeof(MCRegisterClass), |
| 2456 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2457 | .AllocationPriority: 0, |
| 2458 | .GlobalPriority: false, |
| 2459 | .TSFlags: 0x00, /* TSFlags */ |
| 2460 | .SpillStackID: 0, /* SpillStackID */ |
| 2461 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2462 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2463 | offsetof(RISCVRegisterClassStorage, SuperClasses[120]) - 32 * sizeof(MCRegisterClass), |
| 2464 | .SuperClassesSize: 1 |
| 2465 | }, |
| 2466 | { |
| 2467 | offsetof(RISCVRegisterClassStorage, Regs[668]) - 33 * sizeof(MCRegisterClass), |
| 2468 | offsetof(RISCVRegisterClassStorage, BitSets[102]) - 33 * sizeof(MCRegisterClass), |
| 2469 | .NameIdx: 2524, |
| 2470 | .RegSizeInBits: 0, |
| 2471 | .RegsSize: 6, |
| 2472 | .RegSetBegin: 77, /* MinRegVal */ |
| 2473 | .RegSetSize: 6, /* RegSetSize */ |
| 2474 | .ID: RISCV::GPRC_and_GPRTCRegClassID, |
| 2475 | .CopyCost: 1, /* CopyCost */ |
| 2476 | .Allocatable: true, /* Allocatable */ |
| 2477 | .BaseClass: false, |
| 2478 | offsetof(RISCVRegisterClassStorage, SubClassMasks[520]) - 33 * sizeof(MCRegisterClass), |
| 2479 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 33 * sizeof(MCRegisterClass), |
| 2480 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2481 | .AllocationPriority: 0, |
| 2482 | .GlobalPriority: false, |
| 2483 | .TSFlags: 0x00, /* TSFlags */ |
| 2484 | .SpillStackID: 0, /* SpillStackID */ |
| 2485 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2486 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2487 | offsetof(RISCVRegisterClassStorage, SuperClasses[121]) - 33 * sizeof(MCRegisterClass), |
| 2488 | .SuperClassesSize: 17 |
| 2489 | }, |
| 2490 | { |
| 2491 | offsetof(RISCVRegisterClassStorage, Regs[674]) - 34 * sizeof(MCRegisterClass), |
| 2492 | offsetof(RISCVRegisterClassStorage, BitSets[103]) - 34 * sizeof(MCRegisterClass), |
| 2493 | .NameIdx: 1632, |
| 2494 | .RegSizeInBits: 0, |
| 2495 | .RegsSize: 4, |
| 2496 | .RegSetBegin: 19, /* MinRegVal */ |
| 2497 | .RegSetSize: 13, /* RegSetSize */ |
| 2498 | .ID: RISCV::TRM4RegClassID, |
| 2499 | .CopyCost: 1, /* CopyCost */ |
| 2500 | .Allocatable: true, /* Allocatable */ |
| 2501 | .BaseClass: false, |
| 2502 | offsetof(RISCVRegisterClassStorage, SubClassMasks[540]) - 34 * sizeof(MCRegisterClass), |
| 2503 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 34 * sizeof(MCRegisterClass), |
| 2504 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2505 | .AllocationPriority: 0, |
| 2506 | .GlobalPriority: false, |
| 2507 | .TSFlags: 0x00, /* TSFlags */ |
| 2508 | .SpillStackID: 0, /* SpillStackID */ |
| 2509 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2510 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2511 | offsetof(RISCVRegisterClassStorage, SuperClasses[138]) - 34 * sizeof(MCRegisterClass), |
| 2512 | .SuperClassesSize: 2 |
| 2513 | }, |
| 2514 | { |
| 2515 | offsetof(RISCVRegisterClassStorage, Regs[678]) - 35 * sizeof(MCRegisterClass), |
| 2516 | offsetof(RISCVRegisterClassStorage, BitSets[105]) - 35 * sizeof(MCRegisterClass), |
| 2517 | .NameIdx: 2803, |
| 2518 | .RegSizeInBits: 0, |
| 2519 | .RegsSize: 3, |
| 2520 | .RegSetBegin: 6, /* MinRegVal */ |
| 2521 | .RegSetSize: 3, /* RegSetSize */ |
| 2522 | .ID: RISCV::VCSRRegClassID, |
| 2523 | .CopyCost: 1, /* CopyCost */ |
| 2524 | .Allocatable: false, /* Allocatable */ |
| 2525 | .BaseClass: false, |
| 2526 | offsetof(RISCVRegisterClassStorage, SubClassMasks[545]) - 35 * sizeof(MCRegisterClass), |
| 2527 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 35 * sizeof(MCRegisterClass), |
| 2528 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2529 | .AllocationPriority: 0, |
| 2530 | .GlobalPriority: false, |
| 2531 | .TSFlags: 0x00, /* TSFlags */ |
| 2532 | .SpillStackID: 0, /* SpillStackID */ |
| 2533 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2534 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2535 | offsetof(RISCVRegisterClassStorage, SuperClasses[140]) - 35 * sizeof(MCRegisterClass), |
| 2536 | .SuperClassesSize: 0 |
| 2537 | }, |
| 2538 | { |
| 2539 | offsetof(RISCVRegisterClassStorage, Regs[681]) - 36 * sizeof(MCRegisterClass), |
| 2540 | offsetof(RISCVRegisterClassStorage, BitSets[106]) - 36 * sizeof(MCRegisterClass), |
| 2541 | .NameIdx: 1797, |
| 2542 | .RegSizeInBits: 0, |
| 2543 | .RegsSize: 2, |
| 2544 | .RegSetBegin: 75, /* MinRegVal */ |
| 2545 | .RegSetSize: 2, /* RegSetSize */ |
| 2546 | .ID: RISCV::GPRC_and_GPRS07RegClassID, |
| 2547 | .CopyCost: 1, /* CopyCost */ |
| 2548 | .Allocatable: true, /* Allocatable */ |
| 2549 | .BaseClass: false, |
| 2550 | offsetof(RISCVRegisterClassStorage, SubClassMasks[550]) - 36 * sizeof(MCRegisterClass), |
| 2551 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[16]) - 36 * sizeof(MCRegisterClass), |
| 2552 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2553 | .AllocationPriority: 0, |
| 2554 | .GlobalPriority: false, |
| 2555 | .TSFlags: 0x00, /* TSFlags */ |
| 2556 | .SpillStackID: 0, /* SpillStackID */ |
| 2557 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2558 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2559 | offsetof(RISCVRegisterClassStorage, SuperClasses[140]) - 36 * sizeof(MCRegisterClass), |
| 2560 | .SuperClassesSize: 14 |
| 2561 | }, |
| 2562 | { |
| 2563 | offsetof(RISCVRegisterClassStorage, Regs[683]) - 37 * sizeof(MCRegisterClass), |
| 2564 | offsetof(RISCVRegisterClassStorage, BitSets[107]) - 37 * sizeof(MCRegisterClass), |
| 2565 | .NameIdx: 1674, |
| 2566 | .RegSizeInBits: 0, |
| 2567 | .RegsSize: 2, |
| 2568 | .RegSetBegin: 68, /* MinRegVal */ |
| 2569 | .RegSetSize: 5, /* RegSetSize */ |
| 2570 | .ID: RISCV::GPRX1X5RegClassID, |
| 2571 | .CopyCost: 1, /* CopyCost */ |
| 2572 | .Allocatable: true, /* Allocatable */ |
| 2573 | .BaseClass: false, |
| 2574 | offsetof(RISCVRegisterClassStorage, SubClassMasks[570]) - 37 * sizeof(MCRegisterClass), |
| 2575 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[13]) - 37 * sizeof(MCRegisterClass), |
| 2576 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2577 | .AllocationPriority: 0, |
| 2578 | .GlobalPriority: false, |
| 2579 | .TSFlags: 0x00, /* TSFlags */ |
| 2580 | .SpillStackID: 0, /* SpillStackID */ |
| 2581 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2582 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2583 | offsetof(RISCVRegisterClassStorage, SuperClasses[154]) - 37 * sizeof(MCRegisterClass), |
| 2584 | .SuperClassesSize: 8 |
| 2585 | }, |
| 2586 | { |
| 2587 | offsetof(RISCVRegisterClassStorage, Regs[685]) - 38 * sizeof(MCRegisterClass), |
| 2588 | offsetof(RISCVRegisterClassStorage, BitSets[108]) - 38 * sizeof(MCRegisterClass), |
| 2589 | .NameIdx: 702, |
| 2590 | .RegSizeInBits: 32, |
| 2591 | .RegsSize: 1, |
| 2592 | .RegSetBegin: 260, /* MinRegVal */ |
| 2593 | .RegSetSize: 1, /* RegSetSize */ |
| 2594 | .ID: RISCV::GPRF32X0RegClassID, |
| 2595 | .CopyCost: 1, /* CopyCost */ |
| 2596 | .Allocatable: true, /* Allocatable */ |
| 2597 | .BaseClass: false, |
| 2598 | offsetof(RISCVRegisterClassStorage, SubClassMasks[585]) - 38 * sizeof(MCRegisterClass), |
| 2599 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[2]) - 38 * sizeof(MCRegisterClass), |
| 2600 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2601 | .AllocationPriority: 0, |
| 2602 | .GlobalPriority: false, |
| 2603 | .TSFlags: 0x00, /* TSFlags */ |
| 2604 | .SpillStackID: 0, /* SpillStackID */ |
| 2605 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2606 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2607 | offsetof(RISCVRegisterClassStorage, SuperClasses[162]) - 38 * sizeof(MCRegisterClass), |
| 2608 | .SuperClassesSize: 1 |
| 2609 | }, |
| 2610 | { |
| 2611 | offsetof(RISCVRegisterClassStorage, Regs[686]) - 39 * sizeof(MCRegisterClass), |
| 2612 | offsetof(RISCVRegisterClassStorage, BitSets[109]) - 39 * sizeof(MCRegisterClass), |
| 2613 | .NameIdx: 772, |
| 2614 | .RegSizeInBits: 0, |
| 2615 | .RegsSize: 1, |
| 2616 | .RegSetBegin: 67, /* MinRegVal */ |
| 2617 | .RegSetSize: 1, /* RegSetSize */ |
| 2618 | .ID: RISCV::GPRX0RegClassID, |
| 2619 | .CopyCost: 1, /* CopyCost */ |
| 2620 | .Allocatable: true, /* Allocatable */ |
| 2621 | .BaseClass: false, |
| 2622 | offsetof(RISCVRegisterClassStorage, SubClassMasks[595]) - 39 * sizeof(MCRegisterClass), |
| 2623 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[10]) - 39 * sizeof(MCRegisterClass), |
| 2624 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2625 | .AllocationPriority: 0, |
| 2626 | .GlobalPriority: false, |
| 2627 | .TSFlags: 0x00, /* TSFlags */ |
| 2628 | .SpillStackID: 0, /* SpillStackID */ |
| 2629 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2630 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2631 | offsetof(RISCVRegisterClassStorage, SuperClasses[163]) - 39 * sizeof(MCRegisterClass), |
| 2632 | .SuperClassesSize: 4 |
| 2633 | }, |
| 2634 | { |
| 2635 | offsetof(RISCVRegisterClassStorage, Regs[687]) - 40 * sizeof(MCRegisterClass), |
| 2636 | offsetof(RISCVRegisterClassStorage, BitSets[110]) - 40 * sizeof(MCRegisterClass), |
| 2637 | .NameIdx: 1387, |
| 2638 | .RegSizeInBits: 0, |
| 2639 | .RegsSize: 1, |
| 2640 | .RegSetBegin: 68, /* MinRegVal */ |
| 2641 | .RegSetSize: 1, /* RegSetSize */ |
| 2642 | .ID: RISCV::GPRX1RegClassID, |
| 2643 | .CopyCost: 1, /* CopyCost */ |
| 2644 | .Allocatable: true, /* Allocatable */ |
| 2645 | .BaseClass: false, |
| 2646 | offsetof(RISCVRegisterClassStorage, SubClassMasks[610]) - 40 * sizeof(MCRegisterClass), |
| 2647 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[8]) - 40 * sizeof(MCRegisterClass), |
| 2648 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2649 | .AllocationPriority: 0, |
| 2650 | .GlobalPriority: false, |
| 2651 | .TSFlags: 0x00, /* TSFlags */ |
| 2652 | .SpillStackID: 0, /* SpillStackID */ |
| 2653 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2654 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2655 | offsetof(RISCVRegisterClassStorage, SuperClasses[167]) - 40 * sizeof(MCRegisterClass), |
| 2656 | .SuperClassesSize: 9 |
| 2657 | }, |
| 2658 | { |
| 2659 | offsetof(RISCVRegisterClassStorage, Regs[688]) - 41 * sizeof(MCRegisterClass), |
| 2660 | offsetof(RISCVRegisterClassStorage, BitSets[111]) - 41 * sizeof(MCRegisterClass), |
| 2661 | .NameIdx: 1742, |
| 2662 | .RegSizeInBits: 0, |
| 2663 | .RegsSize: 1, |
| 2664 | .RegSetBegin: 72, /* MinRegVal */ |
| 2665 | .RegSetSize: 1, /* RegSetSize */ |
| 2666 | .ID: RISCV::GPRX5RegClassID, |
| 2667 | .CopyCost: 1, /* CopyCost */ |
| 2668 | .Allocatable: true, /* Allocatable */ |
| 2669 | .BaseClass: false, |
| 2670 | offsetof(RISCVRegisterClassStorage, SubClassMasks[620]) - 41 * sizeof(MCRegisterClass), |
| 2671 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[13]) - 41 * sizeof(MCRegisterClass), |
| 2672 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2673 | .AllocationPriority: 0, |
| 2674 | .GlobalPriority: false, |
| 2675 | .TSFlags: 0x00, /* TSFlags */ |
| 2676 | .SpillStackID: 0, /* SpillStackID */ |
| 2677 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2678 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2679 | offsetof(RISCVRegisterClassStorage, SuperClasses[176]) - 41 * sizeof(MCRegisterClass), |
| 2680 | .SuperClassesSize: 9 |
| 2681 | }, |
| 2682 | { |
| 2683 | offsetof(RISCVRegisterClassStorage, Regs[689]) - 42 * sizeof(MCRegisterClass), |
| 2684 | offsetof(RISCVRegisterClassStorage, BitSets[112]) - 42 * sizeof(MCRegisterClass), |
| 2685 | .NameIdx: 1956, |
| 2686 | .RegSizeInBits: 0, |
| 2687 | .RegsSize: 1, |
| 2688 | .RegSetBegin: 74, /* MinRegVal */ |
| 2689 | .RegSetSize: 1, /* RegSetSize */ |
| 2690 | .ID: RISCV::GPRX7RegClassID, |
| 2691 | .CopyCost: 1, /* CopyCost */ |
| 2692 | .Allocatable: true, /* Allocatable */ |
| 2693 | .BaseClass: false, |
| 2694 | offsetof(RISCVRegisterClassStorage, SubClassMasks[635]) - 42 * sizeof(MCRegisterClass), |
| 2695 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[13]) - 42 * sizeof(MCRegisterClass), |
| 2696 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2697 | .AllocationPriority: 0, |
| 2698 | .GlobalPriority: false, |
| 2699 | .TSFlags: 0x00, /* TSFlags */ |
| 2700 | .SpillStackID: 0, /* SpillStackID */ |
| 2701 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2702 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2703 | offsetof(RISCVRegisterClassStorage, SuperClasses[185]) - 42 * sizeof(MCRegisterClass), |
| 2704 | .SuperClassesSize: 12 |
| 2705 | }, |
| 2706 | { |
| 2707 | offsetof(RISCVRegisterClassStorage, Regs[690]) - 43 * sizeof(MCRegisterClass), |
| 2708 | offsetof(RISCVRegisterClassStorage, BitSets[113]) - 43 * sizeof(MCRegisterClass), |
| 2709 | .NameIdx: 2692, |
| 2710 | .RegSizeInBits: 0, |
| 2711 | .RegsSize: 1, |
| 2712 | .RegSetBegin: 69, /* MinRegVal */ |
| 2713 | .RegSetSize: 1, /* RegSetSize */ |
| 2714 | .ID: RISCV::SPRegClassID, |
| 2715 | .CopyCost: 1, /* CopyCost */ |
| 2716 | .Allocatable: true, /* Allocatable */ |
| 2717 | .BaseClass: false, |
| 2718 | offsetof(RISCVRegisterClassStorage, SubClassMasks[650]) - 43 * sizeof(MCRegisterClass), |
| 2719 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[10]) - 43 * sizeof(MCRegisterClass), |
| 2720 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2721 | .AllocationPriority: 0, |
| 2722 | .GlobalPriority: false, |
| 2723 | .TSFlags: 0x00, /* TSFlags */ |
| 2724 | .SpillStackID: 0, /* SpillStackID */ |
| 2725 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2726 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2727 | offsetof(RISCVRegisterClassStorage, SuperClasses[197]) - 43 * sizeof(MCRegisterClass), |
| 2728 | .SuperClassesSize: 4 |
| 2729 | }, |
| 2730 | { |
| 2731 | offsetof(RISCVRegisterClassStorage, Regs[691]) - 44 * sizeof(MCRegisterClass), |
| 2732 | offsetof(RISCVRegisterClassStorage, BitSets[114]) - 44 * sizeof(MCRegisterClass), |
| 2733 | .NameIdx: 1593, |
| 2734 | .RegSizeInBits: 0, |
| 2735 | .RegsSize: 1, |
| 2736 | .RegSetBegin: 4, /* MinRegVal */ |
| 2737 | .RegSetSize: 1, /* RegSetSize */ |
| 2738 | .ID: RISCV::anonymous_15514RegClassID, |
| 2739 | .CopyCost: 1, /* CopyCost */ |
| 2740 | .Allocatable: false, /* Allocatable */ |
| 2741 | .BaseClass: false, |
| 2742 | offsetof(RISCVRegisterClassStorage, SubClassMasks[665]) - 44 * sizeof(MCRegisterClass), |
| 2743 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 44 * sizeof(MCRegisterClass), |
| 2744 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 2745 | .AllocationPriority: 0, |
| 2746 | .GlobalPriority: false, |
| 2747 | .TSFlags: 0x00, /* TSFlags */ |
| 2748 | .SpillStackID: 0, /* SpillStackID */ |
| 2749 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 2750 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2751 | offsetof(RISCVRegisterClassStorage, SuperClasses[201]) - 44 * sizeof(MCRegisterClass), |
| 2752 | .SuperClassesSize: 0 |
| 2753 | }, |
| 2754 | { |
| 2755 | offsetof(RISCVRegisterClassStorage, Regs[692]) - 45 * sizeof(MCRegisterClass), |
| 2756 | offsetof(RISCVRegisterClassStorage, BitSets[115]) - 45 * sizeof(MCRegisterClass), |
| 2757 | .NameIdx: 2814, |
| 2758 | .RegSizeInBits: 0, |
| 2759 | .RegsSize: 16, |
| 2760 | .RegSetBegin: 259, /* MinRegVal */ |
| 2761 | .RegSetSize: 140, /* RegSetSize */ |
| 2762 | .ID: RISCV::GPRPairRegClassID, |
| 2763 | .CopyCost: 2, /* CopyCost */ |
| 2764 | .Allocatable: true, /* Allocatable */ |
| 2765 | .BaseClass: false, |
| 2766 | offsetof(RISCVRegisterClassStorage, SubClassMasks[670]) - 45 * sizeof(MCRegisterClass), |
| 2767 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 45 * sizeof(MCRegisterClass), |
| 2768 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2769 | .AllocationPriority: 0, |
| 2770 | .GlobalPriority: false, |
| 2771 | .TSFlags: 0x00, /* TSFlags */ |
| 2772 | .SpillStackID: 0, /* SpillStackID */ |
| 2773 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2774 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2775 | offsetof(RISCVRegisterClassStorage, SuperClasses[201]) - 45 * sizeof(MCRegisterClass), |
| 2776 | .SuperClassesSize: 0 |
| 2777 | }, |
| 2778 | { |
| 2779 | offsetof(RISCVRegisterClassStorage, Regs[708]) - 46 * sizeof(MCRegisterClass), |
| 2780 | offsetof(RISCVRegisterClassStorage, BitSets[133]) - 46 * sizeof(MCRegisterClass), |
| 2781 | .NameIdx: 828, |
| 2782 | .RegSizeInBits: 0, |
| 2783 | .RegsSize: 15, |
| 2784 | .RegSetBegin: 384, /* MinRegVal */ |
| 2785 | .RegSetSize: 15, /* RegSetSize */ |
| 2786 | .ID: RISCV::GPRPairNoX0RegClassID, |
| 2787 | .CopyCost: 2, /* CopyCost */ |
| 2788 | .Allocatable: true, /* Allocatable */ |
| 2789 | .BaseClass: false, |
| 2790 | offsetof(RISCVRegisterClassStorage, SubClassMasks[675]) - 46 * sizeof(MCRegisterClass), |
| 2791 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 46 * sizeof(MCRegisterClass), |
| 2792 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2793 | .AllocationPriority: 0, |
| 2794 | .GlobalPriority: false, |
| 2795 | .TSFlags: 0x00, /* TSFlags */ |
| 2796 | .SpillStackID: 0, /* SpillStackID */ |
| 2797 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2798 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2799 | offsetof(RISCVRegisterClassStorage, SuperClasses[201]) - 46 * sizeof(MCRegisterClass), |
| 2800 | .SuperClassesSize: 1 |
| 2801 | }, |
| 2802 | { |
| 2803 | offsetof(RISCVRegisterClassStorage, Regs[723]) - 47 * sizeof(MCRegisterClass), |
| 2804 | offsetof(RISCVRegisterClassStorage, BitSets[135]) - 47 * sizeof(MCRegisterClass), |
| 2805 | .NameIdx: 1522, |
| 2806 | .RegSizeInBits: 0, |
| 2807 | .RegsSize: 15, |
| 2808 | .RegSetBegin: 259, /* MinRegVal */ |
| 2809 | .RegSetSize: 140, /* RegSetSize */ |
| 2810 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, |
| 2811 | .CopyCost: 2, /* CopyCost */ |
| 2812 | .Allocatable: true, /* Allocatable */ |
| 2813 | .BaseClass: false, |
| 2814 | offsetof(RISCVRegisterClassStorage, SubClassMasks[680]) - 47 * sizeof(MCRegisterClass), |
| 2815 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 47 * sizeof(MCRegisterClass), |
| 2816 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2817 | .AllocationPriority: 0, |
| 2818 | .GlobalPriority: false, |
| 2819 | .TSFlags: 0x00, /* TSFlags */ |
| 2820 | .SpillStackID: 0, /* SpillStackID */ |
| 2821 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2822 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 2823 | offsetof(RISCVRegisterClassStorage, SuperClasses[202]) - 47 * sizeof(MCRegisterClass), |
| 2824 | .SuperClassesSize: 1 |
| 2825 | }, |
| 2826 | { |
| 2827 | offsetof(RISCVRegisterClassStorage, Regs[738]) - 48 * sizeof(MCRegisterClass), |
| 2828 | offsetof(RISCVRegisterClassStorage, BitSets[153]) - 48 * sizeof(MCRegisterClass), |
| 2829 | .NameIdx: 1236, |
| 2830 | .RegSizeInBits: 0, |
| 2831 | .RegsSize: 14, |
| 2832 | .RegSetBegin: 384, /* MinRegVal */ |
| 2833 | .RegSetSize: 14, /* RegSetSize */ |
| 2834 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, |
| 2835 | .CopyCost: 2, /* CopyCost */ |
| 2836 | .Allocatable: true, /* Allocatable */ |
| 2837 | .BaseClass: false, |
| 2838 | offsetof(RISCVRegisterClassStorage, SubClassMasks[685]) - 48 * sizeof(MCRegisterClass), |
| 2839 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 48 * sizeof(MCRegisterClass), |
| 2840 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2841 | .AllocationPriority: 0, |
| 2842 | .GlobalPriority: false, |
| 2843 | .TSFlags: 0x00, /* TSFlags */ |
| 2844 | .SpillStackID: 0, /* SpillStackID */ |
| 2845 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2846 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2847 | offsetof(RISCVRegisterClassStorage, SuperClasses[203]) - 48 * sizeof(MCRegisterClass), |
| 2848 | .SuperClassesSize: 2 |
| 2849 | }, |
| 2850 | { |
| 2851 | offsetof(RISCVRegisterClassStorage, Regs[752]) - 49 * sizeof(MCRegisterClass), |
| 2852 | offsetof(RISCVRegisterClassStorage, BitSets[155]) - 49 * sizeof(MCRegisterClass), |
| 2853 | .NameIdx: 1447, |
| 2854 | .RegSizeInBits: 0, |
| 2855 | .RegsSize: 14, |
| 2856 | .RegSetBegin: 385, /* MinRegVal */ |
| 2857 | .RegSetSize: 14, /* RegSetSize */ |
| 2858 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, |
| 2859 | .CopyCost: 2, /* CopyCost */ |
| 2860 | .Allocatable: true, /* Allocatable */ |
| 2861 | .BaseClass: false, |
| 2862 | offsetof(RISCVRegisterClassStorage, SubClassMasks[690]) - 49 * sizeof(MCRegisterClass), |
| 2863 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 49 * sizeof(MCRegisterClass), |
| 2864 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2865 | .AllocationPriority: 0, |
| 2866 | .GlobalPriority: false, |
| 2867 | .TSFlags: 0x00, /* TSFlags */ |
| 2868 | .SpillStackID: 0, /* SpillStackID */ |
| 2869 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2870 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2871 | offsetof(RISCVRegisterClassStorage, SuperClasses[205]) - 49 * sizeof(MCRegisterClass), |
| 2872 | .SuperClassesSize: 3 |
| 2873 | }, |
| 2874 | { |
| 2875 | offsetof(RISCVRegisterClassStorage, Regs[766]) - 50 * sizeof(MCRegisterClass), |
| 2876 | offsetof(RISCVRegisterClassStorage, BitSets[157]) - 50 * sizeof(MCRegisterClass), |
| 2877 | .NameIdx: 2724, |
| 2878 | .RegSizeInBits: 0, |
| 2879 | .RegsSize: 13, |
| 2880 | .RegSetBegin: 386, /* MinRegVal */ |
| 2881 | .RegSetSize: 13, /* RegSetSize */ |
| 2882 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, |
| 2883 | .CopyCost: 2, /* CopyCost */ |
| 2884 | .Allocatable: true, /* Allocatable */ |
| 2885 | .BaseClass: false, |
| 2886 | offsetof(RISCVRegisterClassStorage, SubClassMasks[695]) - 50 * sizeof(MCRegisterClass), |
| 2887 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 50 * sizeof(MCRegisterClass), |
| 2888 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2889 | .AllocationPriority: 0, |
| 2890 | .GlobalPriority: false, |
| 2891 | .TSFlags: 0x00, /* TSFlags */ |
| 2892 | .SpillStackID: 0, /* SpillStackID */ |
| 2893 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2894 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2895 | offsetof(RISCVRegisterClassStorage, SuperClasses[208]) - 50 * sizeof(MCRegisterClass), |
| 2896 | .SuperClassesSize: 4 |
| 2897 | }, |
| 2898 | { |
| 2899 | offsetof(RISCVRegisterClassStorage, Regs[779]) - 51 * sizeof(MCRegisterClass), |
| 2900 | offsetof(RISCVRegisterClassStorage, BitSets[159]) - 51 * sizeof(MCRegisterClass), |
| 2901 | .NameIdx: 1193, |
| 2902 | .RegSizeInBits: 0, |
| 2903 | .RegsSize: 13, |
| 2904 | .RegSetBegin: 385, /* MinRegVal */ |
| 2905 | .RegSetSize: 13, /* RegSetSize */ |
| 2906 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, |
| 2907 | .CopyCost: 2, /* CopyCost */ |
| 2908 | .Allocatable: true, /* Allocatable */ |
| 2909 | .BaseClass: false, |
| 2910 | offsetof(RISCVRegisterClassStorage, SubClassMasks[700]) - 51 * sizeof(MCRegisterClass), |
| 2911 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 51 * sizeof(MCRegisterClass), |
| 2912 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2913 | .AllocationPriority: 0, |
| 2914 | .GlobalPriority: false, |
| 2915 | .TSFlags: 0x00, /* TSFlags */ |
| 2916 | .SpillStackID: 0, /* SpillStackID */ |
| 2917 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2918 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2919 | offsetof(RISCVRegisterClassStorage, SuperClasses[212]) - 51 * sizeof(MCRegisterClass), |
| 2920 | .SuperClassesSize: 5 |
| 2921 | }, |
| 2922 | { |
| 2923 | offsetof(RISCVRegisterClassStorage, Regs[792]) - 52 * sizeof(MCRegisterClass), |
| 2924 | offsetof(RISCVRegisterClassStorage, BitSets[161]) - 52 * sizeof(MCRegisterClass), |
| 2925 | .NameIdx: 2180, |
| 2926 | .RegSizeInBits: 0, |
| 2927 | .RegsSize: 12, |
| 2928 | .RegSetBegin: 387, /* MinRegVal */ |
| 2929 | .RegSetSize: 12, /* RegSetSize */ |
| 2930 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, |
| 2931 | .CopyCost: 2, /* CopyCost */ |
| 2932 | .Allocatable: true, /* Allocatable */ |
| 2933 | .BaseClass: false, |
| 2934 | offsetof(RISCVRegisterClassStorage, SubClassMasks[705]) - 52 * sizeof(MCRegisterClass), |
| 2935 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 52 * sizeof(MCRegisterClass), |
| 2936 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2937 | .AllocationPriority: 0, |
| 2938 | .GlobalPriority: false, |
| 2939 | .TSFlags: 0x00, /* TSFlags */ |
| 2940 | .SpillStackID: 0, /* SpillStackID */ |
| 2941 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2942 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2943 | offsetof(RISCVRegisterClassStorage, SuperClasses[217]) - 52 * sizeof(MCRegisterClass), |
| 2944 | .SuperClassesSize: 5 |
| 2945 | }, |
| 2946 | { |
| 2947 | offsetof(RISCVRegisterClassStorage, Regs[804]) - 53 * sizeof(MCRegisterClass), |
| 2948 | offsetof(RISCVRegisterClassStorage, BitSets[163]) - 53 * sizeof(MCRegisterClass), |
| 2949 | .NameIdx: 1093, |
| 2950 | .RegSizeInBits: 0, |
| 2951 | .RegsSize: 12, |
| 2952 | .RegSetBegin: 386, /* MinRegVal */ |
| 2953 | .RegSetSize: 12, /* RegSetSize */ |
| 2954 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, |
| 2955 | .CopyCost: 2, /* CopyCost */ |
| 2956 | .Allocatable: true, /* Allocatable */ |
| 2957 | .BaseClass: false, |
| 2958 | offsetof(RISCVRegisterClassStorage, SubClassMasks[710]) - 53 * sizeof(MCRegisterClass), |
| 2959 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 53 * sizeof(MCRegisterClass), |
| 2960 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2961 | .AllocationPriority: 0, |
| 2962 | .GlobalPriority: false, |
| 2963 | .TSFlags: 0x00, /* TSFlags */ |
| 2964 | .SpillStackID: 0, /* SpillStackID */ |
| 2965 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2966 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2967 | offsetof(RISCVRegisterClassStorage, SuperClasses[222]) - 53 * sizeof(MCRegisterClass), |
| 2968 | .SuperClassesSize: 7 |
| 2969 | }, |
| 2970 | { |
| 2971 | offsetof(RISCVRegisterClassStorage, Regs[816]) - 54 * sizeof(MCRegisterClass), |
| 2972 | offsetof(RISCVRegisterClassStorage, BitSets[165]) - 54 * sizeof(MCRegisterClass), |
| 2973 | .NameIdx: 983, |
| 2974 | .RegSizeInBits: 0, |
| 2975 | .RegsSize: 11, |
| 2976 | .RegSetBegin: 387, /* MinRegVal */ |
| 2977 | .RegSetSize: 11, /* RegSetSize */ |
| 2978 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 2979 | .CopyCost: 2, /* CopyCost */ |
| 2980 | .Allocatable: true, /* Allocatable */ |
| 2981 | .BaseClass: false, |
| 2982 | offsetof(RISCVRegisterClassStorage, SubClassMasks[715]) - 54 * sizeof(MCRegisterClass), |
| 2983 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 54 * sizeof(MCRegisterClass), |
| 2984 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 2985 | .AllocationPriority: 0, |
| 2986 | .GlobalPriority: false, |
| 2987 | .TSFlags: 0x00, /* TSFlags */ |
| 2988 | .SpillStackID: 0, /* SpillStackID */ |
| 2989 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 2990 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 2991 | offsetof(RISCVRegisterClassStorage, SuperClasses[229]) - 54 * sizeof(MCRegisterClass), |
| 2992 | .SuperClassesSize: 9 |
| 2993 | }, |
| 2994 | { |
| 2995 | offsetof(RISCVRegisterClassStorage, Regs[827]) - 55 * sizeof(MCRegisterClass), |
| 2996 | offsetof(RISCVRegisterClassStorage, BitSets[167]) - 55 * sizeof(MCRegisterClass), |
| 2997 | .NameIdx: 2580, |
| 2998 | .RegSizeInBits: 0, |
| 2999 | .RegsSize: 7, |
| 3000 | .RegSetBegin: 386, /* MinRegVal */ |
| 3001 | .RegSetSize: 13, /* RegSetSize */ |
| 3002 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, |
| 3003 | .CopyCost: 2, /* CopyCost */ |
| 3004 | .Allocatable: true, /* Allocatable */ |
| 3005 | .BaseClass: false, |
| 3006 | offsetof(RISCVRegisterClassStorage, SubClassMasks[720]) - 55 * sizeof(MCRegisterClass), |
| 3007 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 55 * sizeof(MCRegisterClass), |
| 3008 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3009 | .AllocationPriority: 0, |
| 3010 | .GlobalPriority: false, |
| 3011 | .TSFlags: 0x00, /* TSFlags */ |
| 3012 | .SpillStackID: 0, /* SpillStackID */ |
| 3013 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3014 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3015 | offsetof(RISCVRegisterClassStorage, SuperClasses[238]) - 55 * sizeof(MCRegisterClass), |
| 3016 | .SuperClassesSize: 5 |
| 3017 | }, |
| 3018 | { |
| 3019 | offsetof(RISCVRegisterClassStorage, Regs[834]) - 56 * sizeof(MCRegisterClass), |
| 3020 | offsetof(RISCVRegisterClassStorage, BitSets[169]) - 56 * sizeof(MCRegisterClass), |
| 3021 | .NameIdx: 2399, |
| 3022 | .RegSizeInBits: 0, |
| 3023 | .RegsSize: 6, |
| 3024 | .RegSetBegin: 386, /* MinRegVal */ |
| 3025 | .RegSetSize: 12, /* RegSetSize */ |
| 3026 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID, |
| 3027 | .CopyCost: 2, /* CopyCost */ |
| 3028 | .Allocatable: true, /* Allocatable */ |
| 3029 | .BaseClass: false, |
| 3030 | offsetof(RISCVRegisterClassStorage, SubClassMasks[725]) - 56 * sizeof(MCRegisterClass), |
| 3031 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 56 * sizeof(MCRegisterClass), |
| 3032 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3033 | .AllocationPriority: 0, |
| 3034 | .GlobalPriority: false, |
| 3035 | .TSFlags: 0x00, /* TSFlags */ |
| 3036 | .SpillStackID: 0, /* SpillStackID */ |
| 3037 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3038 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3039 | offsetof(RISCVRegisterClassStorage, SuperClasses[243]) - 56 * sizeof(MCRegisterClass), |
| 3040 | .SuperClassesSize: 9 |
| 3041 | }, |
| 3042 | { |
| 3043 | offsetof(RISCVRegisterClassStorage, Regs[840]) - 57 * sizeof(MCRegisterClass), |
| 3044 | offsetof(RISCVRegisterClassStorage, BitSets[171]) - 57 * sizeof(MCRegisterClass), |
| 3045 | .NameIdx: 2100, |
| 3046 | .RegSizeInBits: 0, |
| 3047 | .RegsSize: 6, |
| 3048 | .RegSetBegin: 388, /* MinRegVal */ |
| 3049 | .RegSetSize: 11, /* RegSetSize */ |
| 3050 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRTCNonX7RegClassID, |
| 3051 | .CopyCost: 2, /* CopyCost */ |
| 3052 | .Allocatable: true, /* Allocatable */ |
| 3053 | .BaseClass: false, |
| 3054 | offsetof(RISCVRegisterClassStorage, SubClassMasks[730]) - 57 * sizeof(MCRegisterClass), |
| 3055 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 57 * sizeof(MCRegisterClass), |
| 3056 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3057 | .AllocationPriority: 0, |
| 3058 | .GlobalPriority: false, |
| 3059 | .TSFlags: 0x00, /* TSFlags */ |
| 3060 | .SpillStackID: 0, /* SpillStackID */ |
| 3061 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3062 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3063 | offsetof(RISCVRegisterClassStorage, SuperClasses[252]) - 57 * sizeof(MCRegisterClass), |
| 3064 | .SuperClassesSize: 7 |
| 3065 | }, |
| 3066 | { |
| 3067 | offsetof(RISCVRegisterClassStorage, Regs[846]) - 58 * sizeof(MCRegisterClass), |
| 3068 | offsetof(RISCVRegisterClassStorage, BitSets[173]) - 58 * sizeof(MCRegisterClass), |
| 3069 | .NameIdx: 1994, |
| 3070 | .RegSizeInBits: 0, |
| 3071 | .RegsSize: 5, |
| 3072 | .RegSetBegin: 388, /* MinRegVal */ |
| 3073 | .RegSetSize: 10, /* RegSetSize */ |
| 3074 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClassID, |
| 3075 | .CopyCost: 2, /* CopyCost */ |
| 3076 | .Allocatable: true, /* Allocatable */ |
| 3077 | .BaseClass: false, |
| 3078 | offsetof(RISCVRegisterClassStorage, SubClassMasks[735]) - 58 * sizeof(MCRegisterClass), |
| 3079 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 58 * sizeof(MCRegisterClass), |
| 3080 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3081 | .AllocationPriority: 0, |
| 3082 | .GlobalPriority: false, |
| 3083 | .TSFlags: 0x00, /* TSFlags */ |
| 3084 | .SpillStackID: 0, /* SpillStackID */ |
| 3085 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3086 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3087 | offsetof(RISCVRegisterClassStorage, SuperClasses[259]) - 58 * sizeof(MCRegisterClass), |
| 3088 | .SuperClassesSize: 13 |
| 3089 | }, |
| 3090 | { |
| 3091 | offsetof(RISCVRegisterClassStorage, Regs[851]) - 59 * sizeof(MCRegisterClass), |
| 3092 | offsetof(RISCVRegisterClassStorage, BitSets[175]) - 59 * sizeof(MCRegisterClass), |
| 3093 | .NameIdx: 2647, |
| 3094 | .RegSizeInBits: 0, |
| 3095 | .RegsSize: 4, |
| 3096 | .RegSetBegin: 387, /* MinRegVal */ |
| 3097 | .RegSetSize: 4, /* RegSetSize */ |
| 3098 | .ID: RISCV::GPRPairCRegClassID, |
| 3099 | .CopyCost: 2, /* CopyCost */ |
| 3100 | .Allocatable: true, /* Allocatable */ |
| 3101 | .BaseClass: false, |
| 3102 | offsetof(RISCVRegisterClassStorage, SubClassMasks[740]) - 59 * sizeof(MCRegisterClass), |
| 3103 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 59 * sizeof(MCRegisterClass), |
| 3104 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3105 | .AllocationPriority: 0, |
| 3106 | .GlobalPriority: false, |
| 3107 | .TSFlags: 0x00, /* TSFlags */ |
| 3108 | .SpillStackID: 0, /* SpillStackID */ |
| 3109 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3110 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3111 | offsetof(RISCVRegisterClassStorage, SuperClasses[272]) - 59 * sizeof(MCRegisterClass), |
| 3112 | .SuperClassesSize: 10 |
| 3113 | }, |
| 3114 | { |
| 3115 | offsetof(RISCVRegisterClassStorage, Regs[855]) - 60 * sizeof(MCRegisterClass), |
| 3116 | offsetof(RISCVRegisterClassStorage, BitSets[176]) - 60 * sizeof(MCRegisterClass), |
| 3117 | .NameIdx: 1855, |
| 3118 | .RegSizeInBits: 0, |
| 3119 | .RegsSize: 4, |
| 3120 | .RegSetBegin: 387, /* MinRegVal */ |
| 3121 | .RegSetSize: 8, /* RegSetSize */ |
| 3122 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRS07RegClassID, |
| 3123 | .CopyCost: 2, /* CopyCost */ |
| 3124 | .Allocatable: true, /* Allocatable */ |
| 3125 | .BaseClass: false, |
| 3126 | offsetof(RISCVRegisterClassStorage, SubClassMasks[745]) - 60 * sizeof(MCRegisterClass), |
| 3127 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 60 * sizeof(MCRegisterClass), |
| 3128 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3129 | .AllocationPriority: 0, |
| 3130 | .GlobalPriority: false, |
| 3131 | .TSFlags: 0x00, /* TSFlags */ |
| 3132 | .SpillStackID: 0, /* SpillStackID */ |
| 3133 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3134 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3135 | offsetof(RISCVRegisterClassStorage, SuperClasses[282]) - 60 * sizeof(MCRegisterClass), |
| 3136 | .SuperClassesSize: 10 |
| 3137 | }, |
| 3138 | { |
| 3139 | offsetof(RISCVRegisterClassStorage, Regs[859]) - 61 * sizeof(MCRegisterClass), |
| 3140 | offsetof(RISCVRegisterClassStorage, BitSets[177]) - 61 * sizeof(MCRegisterClass), |
| 3141 | .NameIdx: 2495, |
| 3142 | .RegSizeInBits: 0, |
| 3143 | .RegsSize: 3, |
| 3144 | .RegSetBegin: 388, /* MinRegVal */ |
| 3145 | .RegSetSize: 3, /* RegSetSize */ |
| 3146 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClassID, |
| 3147 | .CopyCost: 2, /* CopyCost */ |
| 3148 | .Allocatable: true, /* Allocatable */ |
| 3149 | .BaseClass: false, |
| 3150 | offsetof(RISCVRegisterClassStorage, SubClassMasks[750]) - 61 * sizeof(MCRegisterClass), |
| 3151 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 61 * sizeof(MCRegisterClass), |
| 3152 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3153 | .AllocationPriority: 0, |
| 3154 | .GlobalPriority: false, |
| 3155 | .TSFlags: 0x00, /* TSFlags */ |
| 3156 | .SpillStackID: 0, /* SpillStackID */ |
| 3157 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3158 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3159 | offsetof(RISCVRegisterClassStorage, SuperClasses[292]) - 61 * sizeof(MCRegisterClass), |
| 3160 | .SuperClassesSize: 15 |
| 3161 | }, |
| 3162 | { |
| 3163 | offsetof(RISCVRegisterClassStorage, Regs[862]) - 62 * sizeof(MCRegisterClass), |
| 3164 | offsetof(RISCVRegisterClassStorage, BitSets[178]) - 62 * sizeof(MCRegisterClass), |
| 3165 | .NameIdx: 1642, |
| 3166 | .RegSizeInBits: 0, |
| 3167 | .RegsSize: 1, |
| 3168 | .RegSetBegin: 385, /* MinRegVal */ |
| 3169 | .RegSetSize: 1, /* RegSetSize */ |
| 3170 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRX1X5RegClassID, |
| 3171 | .CopyCost: 2, /* CopyCost */ |
| 3172 | .Allocatable: true, /* Allocatable */ |
| 3173 | .BaseClass: false, |
| 3174 | offsetof(RISCVRegisterClassStorage, SubClassMasks[755]) - 62 * sizeof(MCRegisterClass), |
| 3175 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 62 * sizeof(MCRegisterClass), |
| 3176 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3177 | .AllocationPriority: 0, |
| 3178 | .GlobalPriority: false, |
| 3179 | .TSFlags: 0x00, /* TSFlags */ |
| 3180 | .SpillStackID: 0, /* SpillStackID */ |
| 3181 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3182 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3183 | offsetof(RISCVRegisterClassStorage, SuperClasses[307]) - 62 * sizeof(MCRegisterClass), |
| 3184 | .SuperClassesSize: 6 |
| 3185 | }, |
| 3186 | { |
| 3187 | offsetof(RISCVRegisterClassStorage, Regs[863]) - 63 * sizeof(MCRegisterClass), |
| 3188 | offsetof(RISCVRegisterClassStorage, BitSets[179]) - 63 * sizeof(MCRegisterClass), |
| 3189 | .NameIdx: 1924, |
| 3190 | .RegSizeInBits: 0, |
| 3191 | .RegsSize: 1, |
| 3192 | .RegSetBegin: 386, /* MinRegVal */ |
| 3193 | .RegSetSize: 1, /* RegSetSize */ |
| 3194 | .ID: RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRX7RegClassID, |
| 3195 | .CopyCost: 2, /* CopyCost */ |
| 3196 | .Allocatable: true, /* Allocatable */ |
| 3197 | .BaseClass: false, |
| 3198 | offsetof(RISCVRegisterClassStorage, SubClassMasks[760]) - 63 * sizeof(MCRegisterClass), |
| 3199 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 63 * sizeof(MCRegisterClass), |
| 3200 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3201 | .AllocationPriority: 0, |
| 3202 | .GlobalPriority: false, |
| 3203 | .TSFlags: 0x00, /* TSFlags */ |
| 3204 | .SpillStackID: 0, /* SpillStackID */ |
| 3205 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3206 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3207 | offsetof(RISCVRegisterClassStorage, SuperClasses[313]) - 63 * sizeof(MCRegisterClass), |
| 3208 | .SuperClassesSize: 10 |
| 3209 | }, |
| 3210 | { |
| 3211 | offsetof(RISCVRegisterClassStorage, Regs[864]) - 64 * sizeof(MCRegisterClass), |
| 3212 | offsetof(RISCVRegisterClassStorage, BitSets[180]) - 64 * sizeof(MCRegisterClass), |
| 3213 | .NameIdx: 740, |
| 3214 | .RegSizeInBits: 0, |
| 3215 | .RegsSize: 1, |
| 3216 | .RegSetBegin: 259, /* MinRegVal */ |
| 3217 | .RegSetSize: 1, /* RegSetSize */ |
| 3218 | .ID: RISCV::GPRPair_with_sub_16_in_GPRF16X0RegClassID, |
| 3219 | .CopyCost: 2, /* CopyCost */ |
| 3220 | .Allocatable: true, /* Allocatable */ |
| 3221 | .BaseClass: false, |
| 3222 | offsetof(RISCVRegisterClassStorage, SubClassMasks[765]) - 64 * sizeof(MCRegisterClass), |
| 3223 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 64 * sizeof(MCRegisterClass), |
| 3224 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3225 | .AllocationPriority: 0, |
| 3226 | .GlobalPriority: false, |
| 3227 | .TSFlags: 0x00, /* TSFlags */ |
| 3228 | .SpillStackID: 0, /* SpillStackID */ |
| 3229 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3230 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3231 | offsetof(RISCVRegisterClassStorage, SuperClasses[323]) - 64 * sizeof(MCRegisterClass), |
| 3232 | .SuperClassesSize: 2 |
| 3233 | }, |
| 3234 | { |
| 3235 | offsetof(RISCVRegisterClassStorage, Regs[865]) - 65 * sizeof(MCRegisterClass), |
| 3236 | offsetof(RISCVRegisterClassStorage, BitSets[181]) - 65 * sizeof(MCRegisterClass), |
| 3237 | .NameIdx: 1768, |
| 3238 | .RegSizeInBits: 0, |
| 3239 | .RegsSize: 1, |
| 3240 | .RegSetBegin: 387, /* MinRegVal */ |
| 3241 | .RegSetSize: 1, /* RegSetSize */ |
| 3242 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_GPRC_and_GPRS07RegClassID, |
| 3243 | .CopyCost: 2, /* CopyCost */ |
| 3244 | .Allocatable: true, /* Allocatable */ |
| 3245 | .BaseClass: false, |
| 3246 | offsetof(RISCVRegisterClassStorage, SubClassMasks[770]) - 65 * sizeof(MCRegisterClass), |
| 3247 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 65 * sizeof(MCRegisterClass), |
| 3248 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3249 | .AllocationPriority: 0, |
| 3250 | .GlobalPriority: false, |
| 3251 | .TSFlags: 0x00, /* TSFlags */ |
| 3252 | .SpillStackID: 0, /* SpillStackID */ |
| 3253 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3254 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3255 | offsetof(RISCVRegisterClassStorage, SuperClasses[325]) - 65 * sizeof(MCRegisterClass), |
| 3256 | .SuperClassesSize: 12 |
| 3257 | }, |
| 3258 | { |
| 3259 | offsetof(RISCVRegisterClassStorage, Regs[866]) - 66 * sizeof(MCRegisterClass), |
| 3260 | offsetof(RISCVRegisterClassStorage, BitSets[182]) - 66 * sizeof(MCRegisterClass), |
| 3261 | .NameIdx: 2663, |
| 3262 | .RegSizeInBits: 0, |
| 3263 | .RegsSize: 1, |
| 3264 | .RegSetBegin: 384, /* MinRegVal */ |
| 3265 | .RegSetSize: 1, /* RegSetSize */ |
| 3266 | .ID: RISCV::GPRPair_with_sub_gpr_even_in_SPRegClassID, |
| 3267 | .CopyCost: 2, /* CopyCost */ |
| 3268 | .Allocatable: true, /* Allocatable */ |
| 3269 | .BaseClass: false, |
| 3270 | offsetof(RISCVRegisterClassStorage, SubClassMasks[775]) - 66 * sizeof(MCRegisterClass), |
| 3271 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 66 * sizeof(MCRegisterClass), |
| 3272 | .LaneMask: LaneBitmask(0x0000000000000201), |
| 3273 | .AllocationPriority: 0, |
| 3274 | .GlobalPriority: false, |
| 3275 | .TSFlags: 0x00, /* TSFlags */ |
| 3276 | .SpillStackID: 0, /* SpillStackID */ |
| 3277 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 3278 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 3279 | offsetof(RISCVRegisterClassStorage, SuperClasses[337]) - 66 * sizeof(MCRegisterClass), |
| 3280 | .SuperClassesSize: 3 |
| 3281 | }, |
| 3282 | { |
| 3283 | offsetof(RISCVRegisterClassStorage, Regs[867]) - 67 * sizeof(MCRegisterClass), |
| 3284 | offsetof(RISCVRegisterClassStorage, BitSets[183]) - 67 * sizeof(MCRegisterClass), |
| 3285 | .NameIdx: 1609, |
| 3286 | .RegSizeInBits: 64, |
| 3287 | .RegsSize: 32, |
| 3288 | .RegSetBegin: 99, /* MinRegVal */ |
| 3289 | .RegSetSize: 32, /* RegSetSize */ |
| 3290 | .ID: RISCV::FPR64RegClassID, |
| 3291 | .CopyCost: 1, /* CopyCost */ |
| 3292 | .Allocatable: true, /* Allocatable */ |
| 3293 | .BaseClass: false, |
| 3294 | offsetof(RISCVRegisterClassStorage, SubClassMasks[780]) - 67 * sizeof(MCRegisterClass), |
| 3295 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[4]) - 67 * sizeof(MCRegisterClass), |
| 3296 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3297 | .AllocationPriority: 0, |
| 3298 | .GlobalPriority: false, |
| 3299 | .TSFlags: 0x00, /* TSFlags */ |
| 3300 | .SpillStackID: 0, /* SpillStackID */ |
| 3301 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3302 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3303 | offsetof(RISCVRegisterClassStorage, SuperClasses[340]) - 67 * sizeof(MCRegisterClass), |
| 3304 | .SuperClassesSize: 0 |
| 3305 | }, |
| 3306 | { |
| 3307 | offsetof(RISCVRegisterClassStorage, Regs[899]) - 68 * sizeof(MCRegisterClass), |
| 3308 | offsetof(RISCVRegisterClassStorage, BitSets[187]) - 68 * sizeof(MCRegisterClass), |
| 3309 | .NameIdx: 2811, |
| 3310 | .RegSizeInBits: 64, |
| 3311 | .RegsSize: 32, |
| 3312 | .RegSetBegin: 35, /* MinRegVal */ |
| 3313 | .RegSetSize: 32, /* RegSetSize */ |
| 3314 | .ID: RISCV::VRRegClassID, |
| 3315 | .CopyCost: 1, /* CopyCost */ |
| 3316 | .Allocatable: true, /* Allocatable */ |
| 3317 | .BaseClass: false, |
| 3318 | offsetof(RISCVRegisterClassStorage, SubClassMasks[790]) - 68 * sizeof(MCRegisterClass), |
| 3319 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 68 * sizeof(MCRegisterClass), |
| 3320 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3321 | .AllocationPriority: 0, |
| 3322 | .GlobalPriority: false, |
| 3323 | .TSFlags: 0x01, /* TSFlags */ |
| 3324 | .SpillStackID: 0, /* SpillStackID */ |
| 3325 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3326 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3327 | offsetof(RISCVRegisterClassStorage, SuperClasses[340]) - 68 * sizeof(MCRegisterClass), |
| 3328 | .SuperClassesSize: 0 |
| 3329 | }, |
| 3330 | { |
| 3331 | offsetof(RISCVRegisterClassStorage, Regs[931]) - 69 * sizeof(MCRegisterClass), |
| 3332 | offsetof(RISCVRegisterClassStorage, BitSets[191]) - 69 * sizeof(MCRegisterClass), |
| 3333 | .NameIdx: 2798, |
| 3334 | .RegSizeInBits: 0, |
| 3335 | .RegsSize: 32, |
| 3336 | .RegSetBegin: 292, /* MinRegVal */ |
| 3337 | .RegSetSize: 32, /* RegSetSize */ |
| 3338 | .ID: RISCV::YGPRRegClassID, |
| 3339 | .CopyCost: 1, /* CopyCost */ |
| 3340 | .Allocatable: true, /* Allocatable */ |
| 3341 | .BaseClass: false, |
| 3342 | offsetof(RISCVRegisterClassStorage, SubClassMasks[835]) - 69 * sizeof(MCRegisterClass), |
| 3343 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 69 * sizeof(MCRegisterClass), |
| 3344 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3345 | .AllocationPriority: 0, |
| 3346 | .GlobalPriority: false, |
| 3347 | .TSFlags: 0x00, /* TSFlags */ |
| 3348 | .SpillStackID: 0, /* SpillStackID */ |
| 3349 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3350 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3351 | offsetof(RISCVRegisterClassStorage, SuperClasses[340]) - 69 * sizeof(MCRegisterClass), |
| 3352 | .SuperClassesSize: 0 |
| 3353 | }, |
| 3354 | { |
| 3355 | offsetof(RISCVRegisterClassStorage, Regs[963]) - 70 * sizeof(MCRegisterClass), |
| 3356 | offsetof(RISCVRegisterClassStorage, BitSets[195]) - 70 * sizeof(MCRegisterClass), |
| 3357 | .NameIdx: 2656, |
| 3358 | .RegSizeInBits: 64, |
| 3359 | .RegsSize: 32, |
| 3360 | .RegSetBegin: 35, /* MinRegVal */ |
| 3361 | .RegSetSize: 32, /* RegSetSize */ |
| 3362 | .ID: RISCV::ZZZ_VMRegClassID, |
| 3363 | .CopyCost: 1, /* CopyCost */ |
| 3364 | .Allocatable: true, /* Allocatable */ |
| 3365 | .BaseClass: false, |
| 3366 | offsetof(RISCVRegisterClassStorage, SubClassMasks[840]) - 70 * sizeof(MCRegisterClass), |
| 3367 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 70 * sizeof(MCRegisterClass), |
| 3368 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3369 | .AllocationPriority: 0, |
| 3370 | .GlobalPriority: false, |
| 3371 | .TSFlags: 0x01, /* TSFlags */ |
| 3372 | .SpillStackID: 0, /* SpillStackID */ |
| 3373 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3374 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3375 | offsetof(RISCVRegisterClassStorage, SuperClasses[340]) - 70 * sizeof(MCRegisterClass), |
| 3376 | .SuperClassesSize: 4 |
| 3377 | }, |
| 3378 | { |
| 3379 | offsetof(RISCVRegisterClassStorage, Regs[995]) - 71 * sizeof(MCRegisterClass), |
| 3380 | offsetof(RISCVRegisterClassStorage, BitSets[199]) - 71 * sizeof(MCRegisterClass), |
| 3381 | .NameIdx: 1406, |
| 3382 | .RegSizeInBits: 64, |
| 3383 | .RegsSize: 32, |
| 3384 | .RegSetBegin: 35, /* MinRegVal */ |
| 3385 | .RegSetSize: 32, /* RegSetSize */ |
| 3386 | .ID: RISCV::ZZZ_VRMF2RegClassID, |
| 3387 | .CopyCost: 1, /* CopyCost */ |
| 3388 | .Allocatable: true, /* Allocatable */ |
| 3389 | .BaseClass: false, |
| 3390 | offsetof(RISCVRegisterClassStorage, SubClassMasks[885]) - 71 * sizeof(MCRegisterClass), |
| 3391 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 71 * sizeof(MCRegisterClass), |
| 3392 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3393 | .AllocationPriority: 0, |
| 3394 | .GlobalPriority: false, |
| 3395 | .TSFlags: 0x01, /* TSFlags */ |
| 3396 | .SpillStackID: 0, /* SpillStackID */ |
| 3397 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3398 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3399 | offsetof(RISCVRegisterClassStorage, SuperClasses[344]) - 71 * sizeof(MCRegisterClass), |
| 3400 | .SuperClassesSize: 4 |
| 3401 | }, |
| 3402 | { |
| 3403 | offsetof(RISCVRegisterClassStorage, Regs[1027]) - 72 * sizeof(MCRegisterClass), |
| 3404 | offsetof(RISCVRegisterClassStorage, BitSets[203]) - 72 * sizeof(MCRegisterClass), |
| 3405 | .NameIdx: 1615, |
| 3406 | .RegSizeInBits: 64, |
| 3407 | .RegsSize: 32, |
| 3408 | .RegSetBegin: 35, /* MinRegVal */ |
| 3409 | .RegSetSize: 32, /* RegSetSize */ |
| 3410 | .ID: RISCV::ZZZ_VRMF4RegClassID, |
| 3411 | .CopyCost: 1, /* CopyCost */ |
| 3412 | .Allocatable: true, /* Allocatable */ |
| 3413 | .BaseClass: false, |
| 3414 | offsetof(RISCVRegisterClassStorage, SubClassMasks[930]) - 72 * sizeof(MCRegisterClass), |
| 3415 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 72 * sizeof(MCRegisterClass), |
| 3416 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3417 | .AllocationPriority: 0, |
| 3418 | .GlobalPriority: false, |
| 3419 | .TSFlags: 0x01, /* TSFlags */ |
| 3420 | .SpillStackID: 0, /* SpillStackID */ |
| 3421 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3422 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3423 | offsetof(RISCVRegisterClassStorage, SuperClasses[348]) - 72 * sizeof(MCRegisterClass), |
| 3424 | .SuperClassesSize: 4 |
| 3425 | }, |
| 3426 | { |
| 3427 | offsetof(RISCVRegisterClassStorage, Regs[1059]) - 73 * sizeof(MCRegisterClass), |
| 3428 | offsetof(RISCVRegisterClassStorage, BitSets[207]) - 73 * sizeof(MCRegisterClass), |
| 3429 | .NameIdx: 2271, |
| 3430 | .RegSizeInBits: 64, |
| 3431 | .RegsSize: 32, |
| 3432 | .RegSetBegin: 35, /* MinRegVal */ |
| 3433 | .RegSetSize: 32, /* RegSetSize */ |
| 3434 | .ID: RISCV::ZZZ_VRMF8RegClassID, |
| 3435 | .CopyCost: 1, /* CopyCost */ |
| 3436 | .Allocatable: true, /* Allocatable */ |
| 3437 | .BaseClass: false, |
| 3438 | offsetof(RISCVRegisterClassStorage, SubClassMasks[975]) - 73 * sizeof(MCRegisterClass), |
| 3439 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 73 * sizeof(MCRegisterClass), |
| 3440 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3441 | .AllocationPriority: 0, |
| 3442 | .GlobalPriority: false, |
| 3443 | .TSFlags: 0x01, /* TSFlags */ |
| 3444 | .SpillStackID: 0, /* SpillStackID */ |
| 3445 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3446 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3447 | offsetof(RISCVRegisterClassStorage, SuperClasses[352]) - 73 * sizeof(MCRegisterClass), |
| 3448 | .SuperClassesSize: 4 |
| 3449 | }, |
| 3450 | { |
| 3451 | offsetof(RISCVRegisterClassStorage, Regs[1091]) - 74 * sizeof(MCRegisterClass), |
| 3452 | offsetof(RISCVRegisterClassStorage, BitSets[211]) - 74 * sizeof(MCRegisterClass), |
| 3453 | .NameIdx: 695, |
| 3454 | .RegSizeInBits: 64, |
| 3455 | .RegsSize: 31, |
| 3456 | .RegSetBegin: 36, /* MinRegVal */ |
| 3457 | .RegSetSize: 31, /* RegSetSize */ |
| 3458 | .ID: RISCV::VRNoV0RegClassID, |
| 3459 | .CopyCost: 1, /* CopyCost */ |
| 3460 | .Allocatable: true, /* Allocatable */ |
| 3461 | .BaseClass: false, |
| 3462 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1020]) - 74 * sizeof(MCRegisterClass), |
| 3463 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 74 * sizeof(MCRegisterClass), |
| 3464 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3465 | .AllocationPriority: 0, |
| 3466 | .GlobalPriority: false, |
| 3467 | .TSFlags: 0x01, /* TSFlags */ |
| 3468 | .SpillStackID: 0, /* SpillStackID */ |
| 3469 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3470 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3471 | offsetof(RISCVRegisterClassStorage, SuperClasses[356]) - 74 * sizeof(MCRegisterClass), |
| 3472 | .SuperClassesSize: 5 |
| 3473 | }, |
| 3474 | { |
| 3475 | offsetof(RISCVRegisterClassStorage, Regs[1122]) - 75 * sizeof(MCRegisterClass), |
| 3476 | offsetof(RISCVRegisterClassStorage, BitSets[215]) - 75 * sizeof(MCRegisterClass), |
| 3477 | .NameIdx: 789, |
| 3478 | .RegSizeInBits: 0, |
| 3479 | .RegsSize: 31, |
| 3480 | .RegSetBegin: 293, /* MinRegVal */ |
| 3481 | .RegSetSize: 31, /* RegSetSize */ |
| 3482 | .ID: RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, |
| 3483 | .CopyCost: 1, /* CopyCost */ |
| 3484 | .Allocatable: true, /* Allocatable */ |
| 3485 | .BaseClass: false, |
| 3486 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1065]) - 75 * sizeof(MCRegisterClass), |
| 3487 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 75 * sizeof(MCRegisterClass), |
| 3488 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3489 | .AllocationPriority: 0, |
| 3490 | .GlobalPriority: false, |
| 3491 | .TSFlags: 0x00, /* TSFlags */ |
| 3492 | .SpillStackID: 0, /* SpillStackID */ |
| 3493 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3494 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3495 | offsetof(RISCVRegisterClassStorage, SuperClasses[361]) - 75 * sizeof(MCRegisterClass), |
| 3496 | .SuperClassesSize: 1 |
| 3497 | }, |
| 3498 | { |
| 3499 | offsetof(RISCVRegisterClassStorage, Regs[1153]) - 76 * sizeof(MCRegisterClass), |
| 3500 | offsetof(RISCVRegisterClassStorage, BitSets[219]) - 76 * sizeof(MCRegisterClass), |
| 3501 | .NameIdx: 1559, |
| 3502 | .RegSizeInBits: 0, |
| 3503 | .RegsSize: 31, |
| 3504 | .RegSetBegin: 292, /* MinRegVal */ |
| 3505 | .RegSetSize: 32, /* RegSetSize */ |
| 3506 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, |
| 3507 | .CopyCost: 1, /* CopyCost */ |
| 3508 | .Allocatable: true, /* Allocatable */ |
| 3509 | .BaseClass: false, |
| 3510 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1070]) - 76 * sizeof(MCRegisterClass), |
| 3511 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 76 * sizeof(MCRegisterClass), |
| 3512 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3513 | .AllocationPriority: 0, |
| 3514 | .GlobalPriority: false, |
| 3515 | .TSFlags: 0x00, /* TSFlags */ |
| 3516 | .SpillStackID: 0, /* SpillStackID */ |
| 3517 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3518 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3519 | offsetof(RISCVRegisterClassStorage, SuperClasses[362]) - 76 * sizeof(MCRegisterClass), |
| 3520 | .SuperClassesSize: 1 |
| 3521 | }, |
| 3522 | { |
| 3523 | offsetof(RISCVRegisterClassStorage, Regs[1184]) - 77 * sizeof(MCRegisterClass), |
| 3524 | offsetof(RISCVRegisterClassStorage, BitSets[223]) - 77 * sizeof(MCRegisterClass), |
| 3525 | .NameIdx: 1277, |
| 3526 | .RegSizeInBits: 0, |
| 3527 | .RegsSize: 31, |
| 3528 | .RegSetBegin: 292, /* MinRegVal */ |
| 3529 | .RegSetSize: 31, /* RegSetSize */ |
| 3530 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, |
| 3531 | .CopyCost: 1, /* CopyCost */ |
| 3532 | .Allocatable: true, /* Allocatable */ |
| 3533 | .BaseClass: false, |
| 3534 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1075]) - 77 * sizeof(MCRegisterClass), |
| 3535 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 77 * sizeof(MCRegisterClass), |
| 3536 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3537 | .AllocationPriority: 0, |
| 3538 | .GlobalPriority: false, |
| 3539 | .TSFlags: 0x00, /* TSFlags */ |
| 3540 | .SpillStackID: 0, /* SpillStackID */ |
| 3541 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3542 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3543 | offsetof(RISCVRegisterClassStorage, SuperClasses[363]) - 77 * sizeof(MCRegisterClass), |
| 3544 | .SuperClassesSize: 1 |
| 3545 | }, |
| 3546 | { |
| 3547 | offsetof(RISCVRegisterClassStorage, Regs[1215]) - 78 * sizeof(MCRegisterClass), |
| 3548 | offsetof(RISCVRegisterClassStorage, BitSets[227]) - 78 * sizeof(MCRegisterClass), |
| 3549 | .NameIdx: 684, |
| 3550 | .RegSizeInBits: 64, |
| 3551 | .RegsSize: 31, |
| 3552 | .RegSetBegin: 36, /* MinRegVal */ |
| 3553 | .RegSetSize: 31, /* RegSetSize */ |
| 3554 | .ID: RISCV::ZZZ_VMNoV0RegClassID, |
| 3555 | .CopyCost: 1, /* CopyCost */ |
| 3556 | .Allocatable: true, /* Allocatable */ |
| 3557 | .BaseClass: false, |
| 3558 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1080]) - 78 * sizeof(MCRegisterClass), |
| 3559 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 78 * sizeof(MCRegisterClass), |
| 3560 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3561 | .AllocationPriority: 0, |
| 3562 | .GlobalPriority: false, |
| 3563 | .TSFlags: 0x01, /* TSFlags */ |
| 3564 | .SpillStackID: 0, /* SpillStackID */ |
| 3565 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3566 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3567 | offsetof(RISCVRegisterClassStorage, SuperClasses[364]) - 78 * sizeof(MCRegisterClass), |
| 3568 | .SuperClassesSize: 9 |
| 3569 | }, |
| 3570 | { |
| 3571 | offsetof(RISCVRegisterClassStorage, Regs[1246]) - 79 * sizeof(MCRegisterClass), |
| 3572 | offsetof(RISCVRegisterClassStorage, BitSets[231]) - 79 * sizeof(MCRegisterClass), |
| 3573 | .NameIdx: 571, |
| 3574 | .RegSizeInBits: 64, |
| 3575 | .RegsSize: 31, |
| 3576 | .RegSetBegin: 36, /* MinRegVal */ |
| 3577 | .RegSetSize: 31, /* RegSetSize */ |
| 3578 | .ID: RISCV::ZZZ_VRMF2NoV0RegClassID, |
| 3579 | .CopyCost: 1, /* CopyCost */ |
| 3580 | .Allocatable: true, /* Allocatable */ |
| 3581 | .BaseClass: false, |
| 3582 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1125]) - 79 * sizeof(MCRegisterClass), |
| 3583 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 79 * sizeof(MCRegisterClass), |
| 3584 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3585 | .AllocationPriority: 0, |
| 3586 | .GlobalPriority: false, |
| 3587 | .TSFlags: 0x01, /* TSFlags */ |
| 3588 | .SpillStackID: 0, /* SpillStackID */ |
| 3589 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3590 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3591 | offsetof(RISCVRegisterClassStorage, SuperClasses[373]) - 79 * sizeof(MCRegisterClass), |
| 3592 | .SuperClassesSize: 9 |
| 3593 | }, |
| 3594 | { |
| 3595 | offsetof(RISCVRegisterClassStorage, Regs[1277]) - 80 * sizeof(MCRegisterClass), |
| 3596 | offsetof(RISCVRegisterClassStorage, BitSets[235]) - 80 * sizeof(MCRegisterClass), |
| 3597 | .NameIdx: 627, |
| 3598 | .RegSizeInBits: 64, |
| 3599 | .RegsSize: 31, |
| 3600 | .RegSetBegin: 36, /* MinRegVal */ |
| 3601 | .RegSetSize: 31, /* RegSetSize */ |
| 3602 | .ID: RISCV::ZZZ_VRMF4NoV0RegClassID, |
| 3603 | .CopyCost: 1, /* CopyCost */ |
| 3604 | .Allocatable: true, /* Allocatable */ |
| 3605 | .BaseClass: false, |
| 3606 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1170]) - 80 * sizeof(MCRegisterClass), |
| 3607 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 80 * sizeof(MCRegisterClass), |
| 3608 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3609 | .AllocationPriority: 0, |
| 3610 | .GlobalPriority: false, |
| 3611 | .TSFlags: 0x01, /* TSFlags */ |
| 3612 | .SpillStackID: 0, /* SpillStackID */ |
| 3613 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3614 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3615 | offsetof(RISCVRegisterClassStorage, SuperClasses[382]) - 80 * sizeof(MCRegisterClass), |
| 3616 | .SuperClassesSize: 9 |
| 3617 | }, |
| 3618 | { |
| 3619 | offsetof(RISCVRegisterClassStorage, Regs[1308]) - 81 * sizeof(MCRegisterClass), |
| 3620 | offsetof(RISCVRegisterClassStorage, BitSets[239]) - 81 * sizeof(MCRegisterClass), |
| 3621 | .NameIdx: 661, |
| 3622 | .RegSizeInBits: 64, |
| 3623 | .RegsSize: 31, |
| 3624 | .RegSetBegin: 36, /* MinRegVal */ |
| 3625 | .RegSetSize: 31, /* RegSetSize */ |
| 3626 | .ID: RISCV::ZZZ_VRMF8NoV0RegClassID, |
| 3627 | .CopyCost: 1, /* CopyCost */ |
| 3628 | .Allocatable: true, /* Allocatable */ |
| 3629 | .BaseClass: false, |
| 3630 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1215]) - 81 * sizeof(MCRegisterClass), |
| 3631 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[22]) - 81 * sizeof(MCRegisterClass), |
| 3632 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3633 | .AllocationPriority: 0, |
| 3634 | .GlobalPriority: false, |
| 3635 | .TSFlags: 0x01, /* TSFlags */ |
| 3636 | .SpillStackID: 0, /* SpillStackID */ |
| 3637 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3638 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3639 | offsetof(RISCVRegisterClassStorage, SuperClasses[391]) - 81 * sizeof(MCRegisterClass), |
| 3640 | .SuperClassesSize: 9 |
| 3641 | }, |
| 3642 | { |
| 3643 | offsetof(RISCVRegisterClassStorage, Regs[1339]) - 82 * sizeof(MCRegisterClass), |
| 3644 | offsetof(RISCVRegisterClassStorage, BitSets[243]) - 82 * sizeof(MCRegisterClass), |
| 3645 | .NameIdx: 1486, |
| 3646 | .RegSizeInBits: 0, |
| 3647 | .RegsSize: 30, |
| 3648 | .RegSetBegin: 293, /* MinRegVal */ |
| 3649 | .RegSetSize: 31, /* RegSetSize */ |
| 3650 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, |
| 3651 | .CopyCost: 1, /* CopyCost */ |
| 3652 | .Allocatable: true, /* Allocatable */ |
| 3653 | .BaseClass: false, |
| 3654 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1260]) - 82 * sizeof(MCRegisterClass), |
| 3655 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 82 * sizeof(MCRegisterClass), |
| 3656 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3657 | .AllocationPriority: 0, |
| 3658 | .GlobalPriority: false, |
| 3659 | .TSFlags: 0x00, /* TSFlags */ |
| 3660 | .SpillStackID: 0, /* SpillStackID */ |
| 3661 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3662 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3663 | offsetof(RISCVRegisterClassStorage, SuperClasses[400]) - 82 * sizeof(MCRegisterClass), |
| 3664 | .SuperClassesSize: 3 |
| 3665 | }, |
| 3666 | { |
| 3667 | offsetof(RISCVRegisterClassStorage, Regs[1369]) - 83 * sizeof(MCRegisterClass), |
| 3668 | offsetof(RISCVRegisterClassStorage, BitSets[247]) - 83 * sizeof(MCRegisterClass), |
| 3669 | .NameIdx: 840, |
| 3670 | .RegSizeInBits: 0, |
| 3671 | .RegsSize: 30, |
| 3672 | .RegSetBegin: 293, /* MinRegVal */ |
| 3673 | .RegSetSize: 30, /* RegSetSize */ |
| 3674 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, |
| 3675 | .CopyCost: 1, /* CopyCost */ |
| 3676 | .Allocatable: true, /* Allocatable */ |
| 3677 | .BaseClass: false, |
| 3678 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1265]) - 83 * sizeof(MCRegisterClass), |
| 3679 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 83 * sizeof(MCRegisterClass), |
| 3680 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3681 | .AllocationPriority: 0, |
| 3682 | .GlobalPriority: false, |
| 3683 | .TSFlags: 0x00, /* TSFlags */ |
| 3684 | .SpillStackID: 0, /* SpillStackID */ |
| 3685 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3686 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3687 | offsetof(RISCVRegisterClassStorage, SuperClasses[403]) - 83 * sizeof(MCRegisterClass), |
| 3688 | .SuperClassesSize: 3 |
| 3689 | }, |
| 3690 | { |
| 3691 | offsetof(RISCVRegisterClassStorage, Regs[1399]) - 84 * sizeof(MCRegisterClass), |
| 3692 | offsetof(RISCVRegisterClassStorage, BitSets[251]) - 84 * sizeof(MCRegisterClass), |
| 3693 | .NameIdx: 936, |
| 3694 | .RegSizeInBits: 0, |
| 3695 | .RegsSize: 30, |
| 3696 | .RegSetBegin: 292, /* MinRegVal */ |
| 3697 | .RegSetSize: 31, /* RegSetSize */ |
| 3698 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, |
| 3699 | .CopyCost: 1, /* CopyCost */ |
| 3700 | .Allocatable: true, /* Allocatable */ |
| 3701 | .BaseClass: false, |
| 3702 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1270]) - 84 * sizeof(MCRegisterClass), |
| 3703 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 84 * sizeof(MCRegisterClass), |
| 3704 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3705 | .AllocationPriority: 0, |
| 3706 | .GlobalPriority: false, |
| 3707 | .TSFlags: 0x00, /* TSFlags */ |
| 3708 | .SpillStackID: 0, /* SpillStackID */ |
| 3709 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3710 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3711 | offsetof(RISCVRegisterClassStorage, SuperClasses[406]) - 84 * sizeof(MCRegisterClass), |
| 3712 | .SuperClassesSize: 3 |
| 3713 | }, |
| 3714 | { |
| 3715 | offsetof(RISCVRegisterClassStorage, Regs[1429]) - 85 * sizeof(MCRegisterClass), |
| 3716 | offsetof(RISCVRegisterClassStorage, BitSets[255]) - 85 * sizeof(MCRegisterClass), |
| 3717 | .NameIdx: 887, |
| 3718 | .RegSizeInBits: 0, |
| 3719 | .RegsSize: 29, |
| 3720 | .RegSetBegin: 293, /* MinRegVal */ |
| 3721 | .RegSetSize: 30, /* RegSetSize */ |
| 3722 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, |
| 3723 | .CopyCost: 1, /* CopyCost */ |
| 3724 | .Allocatable: true, /* Allocatable */ |
| 3725 | .BaseClass: false, |
| 3726 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1275]) - 85 * sizeof(MCRegisterClass), |
| 3727 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 85 * sizeof(MCRegisterClass), |
| 3728 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3729 | .AllocationPriority: 0, |
| 3730 | .GlobalPriority: false, |
| 3731 | .TSFlags: 0x00, /* TSFlags */ |
| 3732 | .SpillStackID: 0, /* SpillStackID */ |
| 3733 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3734 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3735 | offsetof(RISCVRegisterClassStorage, SuperClasses[409]) - 85 * sizeof(MCRegisterClass), |
| 3736 | .SuperClassesSize: 7 |
| 3737 | }, |
| 3738 | { |
| 3739 | offsetof(RISCVRegisterClassStorage, Regs[1458]) - 86 * sizeof(MCRegisterClass), |
| 3740 | offsetof(RISCVRegisterClassStorage, BitSets[259]) - 86 * sizeof(MCRegisterClass), |
| 3741 | .NameIdx: 2761, |
| 3742 | .RegSizeInBits: 0, |
| 3743 | .RegsSize: 26, |
| 3744 | .RegSetBegin: 298, /* MinRegVal */ |
| 3745 | .RegSetSize: 26, /* RegSetSize */ |
| 3746 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, |
| 3747 | .CopyCost: 1, /* CopyCost */ |
| 3748 | .Allocatable: true, /* Allocatable */ |
| 3749 | .BaseClass: false, |
| 3750 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1280]) - 86 * sizeof(MCRegisterClass), |
| 3751 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 86 * sizeof(MCRegisterClass), |
| 3752 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3753 | .AllocationPriority: 0, |
| 3754 | .GlobalPriority: false, |
| 3755 | .TSFlags: 0x00, /* TSFlags */ |
| 3756 | .SpillStackID: 0, /* SpillStackID */ |
| 3757 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3758 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3759 | offsetof(RISCVRegisterClassStorage, SuperClasses[416]) - 86 * sizeof(MCRegisterClass), |
| 3760 | .SuperClassesSize: 4 |
| 3761 | }, |
| 3762 | { |
| 3763 | offsetof(RISCVRegisterClassStorage, Regs[1484]) - 87 * sizeof(MCRegisterClass), |
| 3764 | offsetof(RISCVRegisterClassStorage, BitSets[263]) - 87 * sizeof(MCRegisterClass), |
| 3765 | .NameIdx: 2225, |
| 3766 | .RegSizeInBits: 0, |
| 3767 | .RegsSize: 25, |
| 3768 | .RegSetBegin: 298, /* MinRegVal */ |
| 3769 | .RegSetSize: 26, /* RegSetSize */ |
| 3770 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, |
| 3771 | .CopyCost: 1, /* CopyCost */ |
| 3772 | .Allocatable: true, /* Allocatable */ |
| 3773 | .BaseClass: false, |
| 3774 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1285]) - 87 * sizeof(MCRegisterClass), |
| 3775 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 87 * sizeof(MCRegisterClass), |
| 3776 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3777 | .AllocationPriority: 0, |
| 3778 | .GlobalPriority: false, |
| 3779 | .TSFlags: 0x00, /* TSFlags */ |
| 3780 | .SpillStackID: 0, /* SpillStackID */ |
| 3781 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3782 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3783 | offsetof(RISCVRegisterClassStorage, SuperClasses[420]) - 87 * sizeof(MCRegisterClass), |
| 3784 | .SuperClassesSize: 5 |
| 3785 | }, |
| 3786 | { |
| 3787 | offsetof(RISCVRegisterClassStorage, Regs[1509]) - 88 * sizeof(MCRegisterClass), |
| 3788 | offsetof(RISCVRegisterClassStorage, BitSets[267]) - 88 * sizeof(MCRegisterClass), |
| 3789 | .NameIdx: 1146, |
| 3790 | .RegSizeInBits: 0, |
| 3791 | .RegsSize: 25, |
| 3792 | .RegSetBegin: 298, /* MinRegVal */ |
| 3793 | .RegSetSize: 25, /* RegSetSize */ |
| 3794 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, |
| 3795 | .CopyCost: 1, /* CopyCost */ |
| 3796 | .Allocatable: true, /* Allocatable */ |
| 3797 | .BaseClass: false, |
| 3798 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1290]) - 88 * sizeof(MCRegisterClass), |
| 3799 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 88 * sizeof(MCRegisterClass), |
| 3800 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3801 | .AllocationPriority: 0, |
| 3802 | .GlobalPriority: false, |
| 3803 | .TSFlags: 0x00, /* TSFlags */ |
| 3804 | .SpillStackID: 0, /* SpillStackID */ |
| 3805 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3806 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3807 | offsetof(RISCVRegisterClassStorage, SuperClasses[425]) - 88 * sizeof(MCRegisterClass), |
| 3808 | .SuperClassesSize: 9 |
| 3809 | }, |
| 3810 | { |
| 3811 | offsetof(RISCVRegisterClassStorage, Regs[1534]) - 89 * sizeof(MCRegisterClass), |
| 3812 | offsetof(RISCVRegisterClassStorage, BitSets[271]) - 89 * sizeof(MCRegisterClass), |
| 3813 | .NameIdx: 1041, |
| 3814 | .RegSizeInBits: 0, |
| 3815 | .RegsSize: 24, |
| 3816 | .RegSetBegin: 298, /* MinRegVal */ |
| 3817 | .RegSetSize: 25, /* RegSetSize */ |
| 3818 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 3819 | .CopyCost: 1, /* CopyCost */ |
| 3820 | .Allocatable: true, /* Allocatable */ |
| 3821 | .BaseClass: false, |
| 3822 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1295]) - 89 * sizeof(MCRegisterClass), |
| 3823 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 89 * sizeof(MCRegisterClass), |
| 3824 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3825 | .AllocationPriority: 0, |
| 3826 | .GlobalPriority: false, |
| 3827 | .TSFlags: 0x00, /* TSFlags */ |
| 3828 | .SpillStackID: 0, /* SpillStackID */ |
| 3829 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3830 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3831 | offsetof(RISCVRegisterClassStorage, SuperClasses[434]) - 89 * sizeof(MCRegisterClass), |
| 3832 | .SuperClassesSize: 11 |
| 3833 | }, |
| 3834 | { |
| 3835 | offsetof(RISCVRegisterClassStorage, Regs[1558]) - 90 * sizeof(MCRegisterClass), |
| 3836 | offsetof(RISCVRegisterClassStorage, BitSets[275]) - 90 * sizeof(MCRegisterClass), |
| 3837 | .NameIdx: 2615, |
| 3838 | .RegSizeInBits: 0, |
| 3839 | .RegsSize: 14, |
| 3840 | .RegSetBegin: 298, /* MinRegVal */ |
| 3841 | .RegSetSize: 26, /* RegSetSize */ |
| 3842 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRTCRegClassID, |
| 3843 | .CopyCost: 1, /* CopyCost */ |
| 3844 | .Allocatable: true, /* Allocatable */ |
| 3845 | .BaseClass: false, |
| 3846 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1300]) - 90 * sizeof(MCRegisterClass), |
| 3847 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 90 * sizeof(MCRegisterClass), |
| 3848 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3849 | .AllocationPriority: 0, |
| 3850 | .GlobalPriority: false, |
| 3851 | .TSFlags: 0x00, /* TSFlags */ |
| 3852 | .SpillStackID: 0, /* SpillStackID */ |
| 3853 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3854 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3855 | offsetof(RISCVRegisterClassStorage, SuperClasses[445]) - 90 * sizeof(MCRegisterClass), |
| 3856 | .SuperClassesSize: 5 |
| 3857 | }, |
| 3858 | { |
| 3859 | offsetof(RISCVRegisterClassStorage, Regs[1572]) - 91 * sizeof(MCRegisterClass), |
| 3860 | offsetof(RISCVRegisterClassStorage, BitSets[279]) - 91 * sizeof(MCRegisterClass), |
| 3861 | .NameIdx: 2450, |
| 3862 | .RegSizeInBits: 0, |
| 3863 | .RegsSize: 13, |
| 3864 | .RegSetBegin: 298, /* MinRegVal */ |
| 3865 | .RegSetSize: 25, /* RegSetSize */ |
| 3866 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCRegClassID, |
| 3867 | .CopyCost: 1, /* CopyCost */ |
| 3868 | .Allocatable: true, /* Allocatable */ |
| 3869 | .BaseClass: false, |
| 3870 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1305]) - 91 * sizeof(MCRegisterClass), |
| 3871 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 91 * sizeof(MCRegisterClass), |
| 3872 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3873 | .AllocationPriority: 0, |
| 3874 | .GlobalPriority: false, |
| 3875 | .TSFlags: 0x00, /* TSFlags */ |
| 3876 | .SpillStackID: 0, /* SpillStackID */ |
| 3877 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3878 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3879 | offsetof(RISCVRegisterClassStorage, SuperClasses[450]) - 91 * sizeof(MCRegisterClass), |
| 3880 | .SuperClassesSize: 11 |
| 3881 | }, |
| 3882 | { |
| 3883 | offsetof(RISCVRegisterClassStorage, Regs[1585]) - 92 * sizeof(MCRegisterClass), |
| 3884 | offsetof(RISCVRegisterClassStorage, BitSets[283]) - 92 * sizeof(MCRegisterClass), |
| 3885 | .NameIdx: 2143, |
| 3886 | .RegSizeInBits: 0, |
| 3887 | .RegsSize: 13, |
| 3888 | .RegSetBegin: 298, /* MinRegVal */ |
| 3889 | .RegSetSize: 26, /* RegSetSize */ |
| 3890 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRTCNonX7RegClassID, |
| 3891 | .CopyCost: 1, /* CopyCost */ |
| 3892 | .Allocatable: true, /* Allocatable */ |
| 3893 | .BaseClass: false, |
| 3894 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1310]) - 92 * sizeof(MCRegisterClass), |
| 3895 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 92 * sizeof(MCRegisterClass), |
| 3896 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3897 | .AllocationPriority: 0, |
| 3898 | .GlobalPriority: false, |
| 3899 | .TSFlags: 0x00, /* TSFlags */ |
| 3900 | .SpillStackID: 0, /* SpillStackID */ |
| 3901 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3902 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3903 | offsetof(RISCVRegisterClassStorage, SuperClasses[461]) - 92 * sizeof(MCRegisterClass), |
| 3904 | .SuperClassesSize: 7 |
| 3905 | }, |
| 3906 | { |
| 3907 | offsetof(RISCVRegisterClassStorage, Regs[1598]) - 93 * sizeof(MCRegisterClass), |
| 3908 | offsetof(RISCVRegisterClassStorage, BitSets[287]) - 93 * sizeof(MCRegisterClass), |
| 3909 | .NameIdx: 2050, |
| 3910 | .RegSizeInBits: 0, |
| 3911 | .RegsSize: 12, |
| 3912 | .RegSetBegin: 298, /* MinRegVal */ |
| 3913 | .RegSetSize: 25, /* RegSetSize */ |
| 3914 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCNonX7RegClassID, |
| 3915 | .CopyCost: 1, /* CopyCost */ |
| 3916 | .Allocatable: true, /* Allocatable */ |
| 3917 | .BaseClass: false, |
| 3918 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1315]) - 93 * sizeof(MCRegisterClass), |
| 3919 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 93 * sizeof(MCRegisterClass), |
| 3920 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3921 | .AllocationPriority: 0, |
| 3922 | .GlobalPriority: false, |
| 3923 | .TSFlags: 0x00, /* TSFlags */ |
| 3924 | .SpillStackID: 0, /* SpillStackID */ |
| 3925 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3926 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3927 | offsetof(RISCVRegisterClassStorage, SuperClasses[468]) - 93 * sizeof(MCRegisterClass), |
| 3928 | .SuperClassesSize: 15 |
| 3929 | }, |
| 3930 | { |
| 3931 | offsetof(RISCVRegisterClassStorage, Regs[1610]) - 94 * sizeof(MCRegisterClass), |
| 3932 | offsetof(RISCVRegisterClassStorage, BitSets[291]) - 94 * sizeof(MCRegisterClass), |
| 3933 | .NameIdx: 2301, |
| 3934 | .RegSizeInBits: 64, |
| 3935 | .RegsSize: 8, |
| 3936 | .RegSetBegin: 107, /* MinRegVal */ |
| 3937 | .RegSetSize: 8, /* RegSetSize */ |
| 3938 | .ID: RISCV::FPR64CRegClassID, |
| 3939 | .CopyCost: 1, /* CopyCost */ |
| 3940 | .Allocatable: true, /* Allocatable */ |
| 3941 | .BaseClass: false, |
| 3942 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1320]) - 94 * sizeof(MCRegisterClass), |
| 3943 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[4]) - 94 * sizeof(MCRegisterClass), |
| 3944 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3945 | .AllocationPriority: 0, |
| 3946 | .GlobalPriority: false, |
| 3947 | .TSFlags: 0x00, /* TSFlags */ |
| 3948 | .SpillStackID: 0, /* SpillStackID */ |
| 3949 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3950 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3951 | offsetof(RISCVRegisterClassStorage, SuperClasses[483]) - 94 * sizeof(MCRegisterClass), |
| 3952 | .SuperClassesSize: 1 |
| 3953 | }, |
| 3954 | { |
| 3955 | offsetof(RISCVRegisterClassStorage, Regs[1618]) - 95 * sizeof(MCRegisterClass), |
| 3956 | offsetof(RISCVRegisterClassStorage, BitSets[292]) - 95 * sizeof(MCRegisterClass), |
| 3957 | .NameIdx: 2308, |
| 3958 | .RegSizeInBits: 0, |
| 3959 | .RegsSize: 8, |
| 3960 | .RegSetBegin: 300, /* MinRegVal */ |
| 3961 | .RegSetSize: 8, /* RegSetSize */ |
| 3962 | .ID: RISCV::YGPR_with_sub_16_in_GPRF16CRegClassID, |
| 3963 | .CopyCost: 1, /* CopyCost */ |
| 3964 | .Allocatable: true, /* Allocatable */ |
| 3965 | .BaseClass: false, |
| 3966 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1330]) - 95 * sizeof(MCRegisterClass), |
| 3967 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 95 * sizeof(MCRegisterClass), |
| 3968 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3969 | .AllocationPriority: 0, |
| 3970 | .GlobalPriority: false, |
| 3971 | .TSFlags: 0x00, /* TSFlags */ |
| 3972 | .SpillStackID: 0, /* SpillStackID */ |
| 3973 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3974 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3975 | offsetof(RISCVRegisterClassStorage, SuperClasses[484]) - 95 * sizeof(MCRegisterClass), |
| 3976 | .SuperClassesSize: 12 |
| 3977 | }, |
| 3978 | { |
| 3979 | offsetof(RISCVRegisterClassStorage, Regs[1626]) - 96 * sizeof(MCRegisterClass), |
| 3980 | offsetof(RISCVRegisterClassStorage, BitSets[293]) - 96 * sizeof(MCRegisterClass), |
| 3981 | .NameIdx: 1891, |
| 3982 | .RegSizeInBits: 0, |
| 3983 | .RegsSize: 8, |
| 3984 | .RegSetBegin: 300, /* MinRegVal */ |
| 3985 | .RegSetSize: 16, /* RegSetSize */ |
| 3986 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRS07RegClassID, |
| 3987 | .CopyCost: 1, /* CopyCost */ |
| 3988 | .Allocatable: true, /* Allocatable */ |
| 3989 | .BaseClass: false, |
| 3990 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1335]) - 96 * sizeof(MCRegisterClass), |
| 3991 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 96 * sizeof(MCRegisterClass), |
| 3992 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 3993 | .AllocationPriority: 0, |
| 3994 | .GlobalPriority: false, |
| 3995 | .TSFlags: 0x00, /* TSFlags */ |
| 3996 | .SpillStackID: 0, /* SpillStackID */ |
| 3997 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 3998 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 3999 | offsetof(RISCVRegisterClassStorage, SuperClasses[496]) - 96 * sizeof(MCRegisterClass), |
| 4000 | .SuperClassesSize: 12 |
| 4001 | }, |
| 4002 | { |
| 4003 | offsetof(RISCVRegisterClassStorage, Regs[1634]) - 97 * sizeof(MCRegisterClass), |
| 4004 | offsetof(RISCVRegisterClassStorage, BitSets[295]) - 97 * sizeof(MCRegisterClass), |
| 4005 | .NameIdx: 2539, |
| 4006 | .RegSizeInBits: 0, |
| 4007 | .RegsSize: 6, |
| 4008 | .RegSetBegin: 302, /* MinRegVal */ |
| 4009 | .RegSetSize: 6, /* RegSetSize */ |
| 4010 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRC_and_GPRTCRegClassID, |
| 4011 | .CopyCost: 1, /* CopyCost */ |
| 4012 | .Allocatable: true, /* Allocatable */ |
| 4013 | .BaseClass: false, |
| 4014 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1340]) - 97 * sizeof(MCRegisterClass), |
| 4015 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 97 * sizeof(MCRegisterClass), |
| 4016 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4017 | .AllocationPriority: 0, |
| 4018 | .GlobalPriority: false, |
| 4019 | .TSFlags: 0x00, /* TSFlags */ |
| 4020 | .SpillStackID: 0, /* SpillStackID */ |
| 4021 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4022 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4023 | offsetof(RISCVRegisterClassStorage, SuperClasses[508]) - 97 * sizeof(MCRegisterClass), |
| 4024 | .SuperClassesSize: 17 |
| 4025 | }, |
| 4026 | { |
| 4027 | offsetof(RISCVRegisterClassStorage, Regs[1640]) - 98 * sizeof(MCRegisterClass), |
| 4028 | offsetof(RISCVRegisterClassStorage, BitSets[296]) - 98 * sizeof(MCRegisterClass), |
| 4029 | .NameIdx: 1813, |
| 4030 | .RegSizeInBits: 0, |
| 4031 | .RegsSize: 2, |
| 4032 | .RegSetBegin: 300, /* MinRegVal */ |
| 4033 | .RegSetSize: 2, /* RegSetSize */ |
| 4034 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRC_and_GPRS07RegClassID, |
| 4035 | .CopyCost: 1, /* CopyCost */ |
| 4036 | .Allocatable: true, /* Allocatable */ |
| 4037 | .BaseClass: false, |
| 4038 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1345]) - 98 * sizeof(MCRegisterClass), |
| 4039 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 98 * sizeof(MCRegisterClass), |
| 4040 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4041 | .AllocationPriority: 0, |
| 4042 | .GlobalPriority: false, |
| 4043 | .TSFlags: 0x00, /* TSFlags */ |
| 4044 | .SpillStackID: 0, /* SpillStackID */ |
| 4045 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4046 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4047 | offsetof(RISCVRegisterClassStorage, SuperClasses[525]) - 98 * sizeof(MCRegisterClass), |
| 4048 | .SuperClassesSize: 14 |
| 4049 | }, |
| 4050 | { |
| 4051 | offsetof(RISCVRegisterClassStorage, Regs[1642]) - 99 * sizeof(MCRegisterClass), |
| 4052 | offsetof(RISCVRegisterClassStorage, BitSets[297]) - 99 * sizeof(MCRegisterClass), |
| 4053 | .NameIdx: 1682, |
| 4054 | .RegSizeInBits: 0, |
| 4055 | .RegsSize: 2, |
| 4056 | .RegSetBegin: 293, /* MinRegVal */ |
| 4057 | .RegSetSize: 5, /* RegSetSize */ |
| 4058 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRX1X5RegClassID, |
| 4059 | .CopyCost: 1, /* CopyCost */ |
| 4060 | .Allocatable: true, /* Allocatable */ |
| 4061 | .BaseClass: false, |
| 4062 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1350]) - 99 * sizeof(MCRegisterClass), |
| 4063 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 99 * sizeof(MCRegisterClass), |
| 4064 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4065 | .AllocationPriority: 0, |
| 4066 | .GlobalPriority: false, |
| 4067 | .TSFlags: 0x00, /* TSFlags */ |
| 4068 | .SpillStackID: 0, /* SpillStackID */ |
| 4069 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4070 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4071 | offsetof(RISCVRegisterClassStorage, SuperClasses[539]) - 99 * sizeof(MCRegisterClass), |
| 4072 | .SuperClassesSize: 8 |
| 4073 | }, |
| 4074 | { |
| 4075 | offsetof(RISCVRegisterClassStorage, Regs[1644]) - 100 * sizeof(MCRegisterClass), |
| 4076 | offsetof(RISCVRegisterClassStorage, BitSets[298]) - 100 * sizeof(MCRegisterClass), |
| 4077 | .NameIdx: 30, |
| 4078 | .RegSizeInBits: 64, |
| 4079 | .RegsSize: 1, |
| 4080 | .RegSetBegin: 35, /* MinRegVal */ |
| 4081 | .RegSetSize: 1, /* RegSetSize */ |
| 4082 | .ID: RISCV::VMV0RegClassID, |
| 4083 | .CopyCost: 1, /* CopyCost */ |
| 4084 | .Allocatable: true, /* Allocatable */ |
| 4085 | .BaseClass: false, |
| 4086 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1355]) - 100 * sizeof(MCRegisterClass), |
| 4087 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[20]) - 100 * sizeof(MCRegisterClass), |
| 4088 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4089 | .AllocationPriority: 0, |
| 4090 | .GlobalPriority: false, |
| 4091 | .TSFlags: 0x01, /* TSFlags */ |
| 4092 | .SpillStackID: 0, /* SpillStackID */ |
| 4093 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4094 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4095 | offsetof(RISCVRegisterClassStorage, SuperClasses[547]) - 100 * sizeof(MCRegisterClass), |
| 4096 | .SuperClassesSize: 5 |
| 4097 | }, |
| 4098 | { |
| 4099 | offsetof(RISCVRegisterClassStorage, Regs[1645]) - 101 * sizeof(MCRegisterClass), |
| 4100 | offsetof(RISCVRegisterClassStorage, BitSets[299]) - 101 * sizeof(MCRegisterClass), |
| 4101 | .NameIdx: 711, |
| 4102 | .RegSizeInBits: 0, |
| 4103 | .RegsSize: 1, |
| 4104 | .RegSetBegin: 292, /* MinRegVal */ |
| 4105 | .RegSetSize: 1, /* RegSetSize */ |
| 4106 | .ID: RISCV::YGPR_with_sub_16_in_GPRF16X0RegClassID, |
| 4107 | .CopyCost: 1, /* CopyCost */ |
| 4108 | .Allocatable: true, /* Allocatable */ |
| 4109 | .BaseClass: false, |
| 4110 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1365]) - 101 * sizeof(MCRegisterClass), |
| 4111 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 101 * sizeof(MCRegisterClass), |
| 4112 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4113 | .AllocationPriority: 0, |
| 4114 | .GlobalPriority: false, |
| 4115 | .TSFlags: 0x00, /* TSFlags */ |
| 4116 | .SpillStackID: 0, /* SpillStackID */ |
| 4117 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4118 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4119 | offsetof(RISCVRegisterClassStorage, SuperClasses[552]) - 101 * sizeof(MCRegisterClass), |
| 4120 | .SuperClassesSize: 4 |
| 4121 | }, |
| 4122 | { |
| 4123 | offsetof(RISCVRegisterClassStorage, Regs[1646]) - 102 * sizeof(MCRegisterClass), |
| 4124 | offsetof(RISCVRegisterClassStorage, BitSets[300]) - 102 * sizeof(MCRegisterClass), |
| 4125 | .NameIdx: 1361, |
| 4126 | .RegSizeInBits: 0, |
| 4127 | .RegsSize: 1, |
| 4128 | .RegSetBegin: 293, /* MinRegVal */ |
| 4129 | .RegSetSize: 1, /* RegSetSize */ |
| 4130 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRX1RegClassID, |
| 4131 | .CopyCost: 1, /* CopyCost */ |
| 4132 | .Allocatable: true, /* Allocatable */ |
| 4133 | .BaseClass: false, |
| 4134 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1370]) - 102 * sizeof(MCRegisterClass), |
| 4135 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 102 * sizeof(MCRegisterClass), |
| 4136 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4137 | .AllocationPriority: 0, |
| 4138 | .GlobalPriority: false, |
| 4139 | .TSFlags: 0x00, /* TSFlags */ |
| 4140 | .SpillStackID: 0, /* SpillStackID */ |
| 4141 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4142 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4143 | offsetof(RISCVRegisterClassStorage, SuperClasses[556]) - 102 * sizeof(MCRegisterClass), |
| 4144 | .SuperClassesSize: 9 |
| 4145 | }, |
| 4146 | { |
| 4147 | offsetof(RISCVRegisterClassStorage, Regs[1647]) - 103 * sizeof(MCRegisterClass), |
| 4148 | offsetof(RISCVRegisterClassStorage, BitSets[301]) - 103 * sizeof(MCRegisterClass), |
| 4149 | .NameIdx: 1716, |
| 4150 | .RegSizeInBits: 0, |
| 4151 | .RegsSize: 1, |
| 4152 | .RegSetBegin: 297, /* MinRegVal */ |
| 4153 | .RegSetSize: 1, /* RegSetSize */ |
| 4154 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRX5RegClassID, |
| 4155 | .CopyCost: 1, /* CopyCost */ |
| 4156 | .Allocatable: true, /* Allocatable */ |
| 4157 | .BaseClass: false, |
| 4158 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1375]) - 103 * sizeof(MCRegisterClass), |
| 4159 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 103 * sizeof(MCRegisterClass), |
| 4160 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4161 | .AllocationPriority: 0, |
| 4162 | .GlobalPriority: false, |
| 4163 | .TSFlags: 0x00, /* TSFlags */ |
| 4164 | .SpillStackID: 0, /* SpillStackID */ |
| 4165 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4166 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4167 | offsetof(RISCVRegisterClassStorage, SuperClasses[565]) - 103 * sizeof(MCRegisterClass), |
| 4168 | .SuperClassesSize: 9 |
| 4169 | }, |
| 4170 | { |
| 4171 | offsetof(RISCVRegisterClassStorage, Regs[1648]) - 104 * sizeof(MCRegisterClass), |
| 4172 | offsetof(RISCVRegisterClassStorage, BitSets[302]) - 104 * sizeof(MCRegisterClass), |
| 4173 | .NameIdx: 1962, |
| 4174 | .RegSizeInBits: 0, |
| 4175 | .RegsSize: 1, |
| 4176 | .RegSetBegin: 299, /* MinRegVal */ |
| 4177 | .RegSetSize: 1, /* RegSetSize */ |
| 4178 | .ID: RISCV::YGPR_with_sub_cap_addr_in_GPRX7RegClassID, |
| 4179 | .CopyCost: 1, /* CopyCost */ |
| 4180 | .Allocatable: true, /* Allocatable */ |
| 4181 | .BaseClass: false, |
| 4182 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1380]) - 104 * sizeof(MCRegisterClass), |
| 4183 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 104 * sizeof(MCRegisterClass), |
| 4184 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4185 | .AllocationPriority: 0, |
| 4186 | .GlobalPriority: false, |
| 4187 | .TSFlags: 0x00, /* TSFlags */ |
| 4188 | .SpillStackID: 0, /* SpillStackID */ |
| 4189 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4190 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4191 | offsetof(RISCVRegisterClassStorage, SuperClasses[574]) - 104 * sizeof(MCRegisterClass), |
| 4192 | .SuperClassesSize: 12 |
| 4193 | }, |
| 4194 | { |
| 4195 | offsetof(RISCVRegisterClassStorage, Regs[1649]) - 105 * sizeof(MCRegisterClass), |
| 4196 | offsetof(RISCVRegisterClassStorage, BitSets[303]) - 105 * sizeof(MCRegisterClass), |
| 4197 | .NameIdx: 2695, |
| 4198 | .RegSizeInBits: 0, |
| 4199 | .RegsSize: 1, |
| 4200 | .RegSetBegin: 294, /* MinRegVal */ |
| 4201 | .RegSetSize: 1, /* RegSetSize */ |
| 4202 | .ID: RISCV::YGPR_with_sub_cap_addr_in_SPRegClassID, |
| 4203 | .CopyCost: 1, /* CopyCost */ |
| 4204 | .Allocatable: true, /* Allocatable */ |
| 4205 | .BaseClass: false, |
| 4206 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1385]) - 105 * sizeof(MCRegisterClass), |
| 4207 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 105 * sizeof(MCRegisterClass), |
| 4208 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4209 | .AllocationPriority: 0, |
| 4210 | .GlobalPriority: false, |
| 4211 | .TSFlags: 0x00, /* TSFlags */ |
| 4212 | .SpillStackID: 0, /* SpillStackID */ |
| 4213 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4214 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4215 | offsetof(RISCVRegisterClassStorage, SuperClasses[586]) - 105 * sizeof(MCRegisterClass), |
| 4216 | .SuperClassesSize: 4 |
| 4217 | }, |
| 4218 | { |
| 4219 | offsetof(RISCVRegisterClassStorage, Regs[1650]) - 106 * sizeof(MCRegisterClass), |
| 4220 | offsetof(RISCVRegisterClassStorage, BitSets[304]) - 106 * sizeof(MCRegisterClass), |
| 4221 | .NameIdx: 1312, |
| 4222 | .RegSizeInBits: 128, |
| 4223 | .RegsSize: 31, |
| 4224 | .RegSetBegin: 399, /* MinRegVal */ |
| 4225 | .RegSetSize: 31, /* RegSetSize */ |
| 4226 | .ID: RISCV::VRN2M1RegClassID, |
| 4227 | .CopyCost: 2, /* CopyCost */ |
| 4228 | .Allocatable: true, /* Allocatable */ |
| 4229 | .BaseClass: false, |
| 4230 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1390]) - 106 * sizeof(MCRegisterClass), |
| 4231 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[88]) - 106 * sizeof(MCRegisterClass), |
| 4232 | .LaneMask: LaneBitmask(0x0000000000000006), |
| 4233 | .AllocationPriority: 0, |
| 4234 | .GlobalPriority: false, |
| 4235 | .TSFlags: 0x09, /* TSFlags */ |
| 4236 | .SpillStackID: 0, /* SpillStackID */ |
| 4237 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4238 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4239 | offsetof(RISCVRegisterClassStorage, SuperClasses[590]) - 106 * sizeof(MCRegisterClass), |
| 4240 | .SuperClassesSize: 0 |
| 4241 | }, |
| 4242 | { |
| 4243 | offsetof(RISCVRegisterClassStorage, Regs[1681]) - 107 * sizeof(MCRegisterClass), |
| 4244 | offsetof(RISCVRegisterClassStorage, BitSets[308]) - 107 * sizeof(MCRegisterClass), |
| 4245 | .NameIdx: 494, |
| 4246 | .RegSizeInBits: 128, |
| 4247 | .RegsSize: 30, |
| 4248 | .RegSetBegin: 399, /* MinRegVal */ |
| 4249 | .RegSetSize: 30, /* RegSetSize */ |
| 4250 | .ID: RISCV::VRN2M1NoV0RegClassID, |
| 4251 | .CopyCost: 2, /* CopyCost */ |
| 4252 | .Allocatable: true, /* Allocatable */ |
| 4253 | .BaseClass: false, |
| 4254 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1430]) - 107 * sizeof(MCRegisterClass), |
| 4255 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[88]) - 107 * sizeof(MCRegisterClass), |
| 4256 | .LaneMask: LaneBitmask(0x0000000000000006), |
| 4257 | .AllocationPriority: 0, |
| 4258 | .GlobalPriority: false, |
| 4259 | .TSFlags: 0x09, /* TSFlags */ |
| 4260 | .SpillStackID: 0, /* SpillStackID */ |
| 4261 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4262 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4263 | offsetof(RISCVRegisterClassStorage, SuperClasses[590]) - 107 * sizeof(MCRegisterClass), |
| 4264 | .SuperClassesSize: 1 |
| 4265 | }, |
| 4266 | { |
| 4267 | offsetof(RISCVRegisterClassStorage, Regs[1711]) - 108 * sizeof(MCRegisterClass), |
| 4268 | offsetof(RISCVRegisterClassStorage, BitSets[312]) - 108 * sizeof(MCRegisterClass), |
| 4269 | .NameIdx: 1442, |
| 4270 | .RegSizeInBits: 128, |
| 4271 | .RegsSize: 16, |
| 4272 | .RegSetBegin: 356, /* MinRegVal */ |
| 4273 | .RegSetSize: 28, /* RegSetSize */ |
| 4274 | .ID: RISCV::VRM2RegClassID, |
| 4275 | .CopyCost: 2, /* CopyCost */ |
| 4276 | .Allocatable: true, /* Allocatable */ |
| 4277 | .BaseClass: false, |
| 4278 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1470]) - 108 * sizeof(MCRegisterClass), |
| 4279 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[33]) - 108 * sizeof(MCRegisterClass), |
| 4280 | .LaneMask: LaneBitmask(0x0000000000000006), |
| 4281 | .AllocationPriority: 2, |
| 4282 | .GlobalPriority: false, |
| 4283 | .TSFlags: 0x03, /* TSFlags */ |
| 4284 | .SpillStackID: 0, /* SpillStackID */ |
| 4285 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4286 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4287 | offsetof(RISCVRegisterClassStorage, SuperClasses[591]) - 108 * sizeof(MCRegisterClass), |
| 4288 | .SuperClassesSize: 0 |
| 4289 | }, |
| 4290 | { |
| 4291 | offsetof(RISCVRegisterClassStorage, Regs[1727]) - 109 * sizeof(MCRegisterClass), |
| 4292 | offsetof(RISCVRegisterClassStorage, BitSets[316]) - 109 * sizeof(MCRegisterClass), |
| 4293 | .NameIdx: 618, |
| 4294 | .RegSizeInBits: 128, |
| 4295 | .RegsSize: 15, |
| 4296 | .RegSetBegin: 359, /* MinRegVal */ |
| 4297 | .RegSetSize: 25, /* RegSetSize */ |
| 4298 | .ID: RISCV::VRM2NoV0RegClassID, |
| 4299 | .CopyCost: 2, /* CopyCost */ |
| 4300 | .Allocatable: true, /* Allocatable */ |
| 4301 | .BaseClass: false, |
| 4302 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1495]) - 109 * sizeof(MCRegisterClass), |
| 4303 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[33]) - 109 * sizeof(MCRegisterClass), |
| 4304 | .LaneMask: LaneBitmask(0x0000000000000006), |
| 4305 | .AllocationPriority: 2, |
| 4306 | .GlobalPriority: false, |
| 4307 | .TSFlags: 0x03, /* TSFlags */ |
| 4308 | .SpillStackID: 0, /* SpillStackID */ |
| 4309 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4310 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4311 | offsetof(RISCVRegisterClassStorage, SuperClasses[591]) - 109 * sizeof(MCRegisterClass), |
| 4312 | .SuperClassesSize: 1 |
| 4313 | }, |
| 4314 | { |
| 4315 | offsetof(RISCVRegisterClassStorage, Regs[1742]) - 110 * sizeof(MCRegisterClass), |
| 4316 | offsetof(RISCVRegisterClassStorage, BitSets[320]) - 110 * sizeof(MCRegisterClass), |
| 4317 | .NameIdx: 247, |
| 4318 | .RegSizeInBits: 128, |
| 4319 | .RegsSize: 1, |
| 4320 | .RegSetBegin: 356, /* MinRegVal */ |
| 4321 | .RegSetSize: 1, /* RegSetSize */ |
| 4322 | .ID: RISCV::VRM2_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4323 | .CopyCost: 2, /* CopyCost */ |
| 4324 | .Allocatable: true, /* Allocatable */ |
| 4325 | .BaseClass: false, |
| 4326 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1520]) - 110 * sizeof(MCRegisterClass), |
| 4327 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[31]) - 110 * sizeof(MCRegisterClass), |
| 4328 | .LaneMask: LaneBitmask(0x0000000000000006), |
| 4329 | .AllocationPriority: 2, |
| 4330 | .GlobalPriority: false, |
| 4331 | .TSFlags: 0x03, /* TSFlags */ |
| 4332 | .SpillStackID: 0, /* SpillStackID */ |
| 4333 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4334 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4335 | offsetof(RISCVRegisterClassStorage, SuperClasses[592]) - 110 * sizeof(MCRegisterClass), |
| 4336 | .SuperClassesSize: 1 |
| 4337 | }, |
| 4338 | { |
| 4339 | offsetof(RISCVRegisterClassStorage, Regs[1743]) - 111 * sizeof(MCRegisterClass), |
| 4340 | offsetof(RISCVRegisterClassStorage, BitSets[321]) - 111 * sizeof(MCRegisterClass), |
| 4341 | .NameIdx: 4, |
| 4342 | .RegSizeInBits: 128, |
| 4343 | .RegsSize: 1, |
| 4344 | .RegSetBegin: 429, /* MinRegVal */ |
| 4345 | .RegSetSize: 1, /* RegSetSize */ |
| 4346 | .ID: RISCV::VRN2M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4347 | .CopyCost: 2, /* CopyCost */ |
| 4348 | .Allocatable: true, /* Allocatable */ |
| 4349 | .BaseClass: false, |
| 4350 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1530]) - 111 * sizeof(MCRegisterClass), |
| 4351 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[49]) - 111 * sizeof(MCRegisterClass), |
| 4352 | .LaneMask: LaneBitmask(0x0000000000000006), |
| 4353 | .AllocationPriority: 0, |
| 4354 | .GlobalPriority: false, |
| 4355 | .TSFlags: 0x09, /* TSFlags */ |
| 4356 | .SpillStackID: 0, /* SpillStackID */ |
| 4357 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4358 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4359 | offsetof(RISCVRegisterClassStorage, SuperClasses[593]) - 111 * sizeof(MCRegisterClass), |
| 4360 | .SuperClassesSize: 1 |
| 4361 | }, |
| 4362 | { |
| 4363 | offsetof(RISCVRegisterClassStorage, Regs[1744]) - 112 * sizeof(MCRegisterClass), |
| 4364 | offsetof(RISCVRegisterClassStorage, BitSets[322]) - 112 * sizeof(MCRegisterClass), |
| 4365 | .NameIdx: 2264, |
| 4366 | .RegSizeInBits: 128, |
| 4367 | .RegsSize: 32, |
| 4368 | .RegSetBegin: 195, /* MinRegVal */ |
| 4369 | .RegSetSize: 32, /* RegSetSize */ |
| 4370 | .ID: RISCV::FPR128RegClassID, |
| 4371 | .CopyCost: 1, /* CopyCost */ |
| 4372 | .Allocatable: true, /* Allocatable */ |
| 4373 | .BaseClass: false, |
| 4374 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1540]) - 112 * sizeof(MCRegisterClass), |
| 4375 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[6]) - 112 * sizeof(MCRegisterClass), |
| 4376 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4377 | .AllocationPriority: 0, |
| 4378 | .GlobalPriority: false, |
| 4379 | .TSFlags: 0x00, /* TSFlags */ |
| 4380 | .SpillStackID: 0, /* SpillStackID */ |
| 4381 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4382 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4383 | offsetof(RISCVRegisterClassStorage, SuperClasses[594]) - 112 * sizeof(MCRegisterClass), |
| 4384 | .SuperClassesSize: 0 |
| 4385 | }, |
| 4386 | { |
| 4387 | offsetof(RISCVRegisterClassStorage, Regs[1776]) - 113 * sizeof(MCRegisterClass), |
| 4388 | offsetof(RISCVRegisterClassStorage, BitSets[326]) - 113 * sizeof(MCRegisterClass), |
| 4389 | .NameIdx: 2365, |
| 4390 | .RegSizeInBits: 128, |
| 4391 | .RegsSize: 8, |
| 4392 | .RegSetBegin: 203, /* MinRegVal */ |
| 4393 | .RegSetSize: 8, /* RegSetSize */ |
| 4394 | .ID: RISCV::FPR128_with_sub_16_in_FPR16CRegClassID, |
| 4395 | .CopyCost: 1, /* CopyCost */ |
| 4396 | .Allocatable: true, /* Allocatable */ |
| 4397 | .BaseClass: false, |
| 4398 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1550]) - 113 * sizeof(MCRegisterClass), |
| 4399 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[6]) - 113 * sizeof(MCRegisterClass), |
| 4400 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4401 | .AllocationPriority: 0, |
| 4402 | .GlobalPriority: false, |
| 4403 | .TSFlags: 0x00, /* TSFlags */ |
| 4404 | .SpillStackID: 0, /* SpillStackID */ |
| 4405 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4406 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4407 | offsetof(RISCVRegisterClassStorage, SuperClasses[594]) - 113 * sizeof(MCRegisterClass), |
| 4408 | .SuperClassesSize: 1 |
| 4409 | }, |
| 4410 | { |
| 4411 | offsetof(RISCVRegisterClassStorage, Regs[1784]) - 114 * sizeof(MCRegisterClass), |
| 4412 | offsetof(RISCVRegisterClassStorage, BitSets[327]) - 114 * sizeof(MCRegisterClass), |
| 4413 | .NameIdx: 1319, |
| 4414 | .RegSizeInBits: 192, |
| 4415 | .RegsSize: 30, |
| 4416 | .RegSetBegin: 452, /* MinRegVal */ |
| 4417 | .RegSetSize: 30, /* RegSetSize */ |
| 4418 | .ID: RISCV::VRN3M1RegClassID, |
| 4419 | .CopyCost: 3, /* CopyCost */ |
| 4420 | .Allocatable: true, /* Allocatable */ |
| 4421 | .BaseClass: false, |
| 4422 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1560]) - 114 * sizeof(MCRegisterClass), |
| 4423 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[81]) - 114 * sizeof(MCRegisterClass), |
| 4424 | .LaneMask: LaneBitmask(0x000000000000000E), |
| 4425 | .AllocationPriority: 0, |
| 4426 | .GlobalPriority: false, |
| 4427 | .TSFlags: 0x11, /* TSFlags */ |
| 4428 | .SpillStackID: 0, /* SpillStackID */ |
| 4429 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4430 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4431 | offsetof(RISCVRegisterClassStorage, SuperClasses[595]) - 114 * sizeof(MCRegisterClass), |
| 4432 | .SuperClassesSize: 0 |
| 4433 | }, |
| 4434 | { |
| 4435 | offsetof(RISCVRegisterClassStorage, Regs[1814]) - 115 * sizeof(MCRegisterClass), |
| 4436 | offsetof(RISCVRegisterClassStorage, BitSets[331]) - 115 * sizeof(MCRegisterClass), |
| 4437 | .NameIdx: 505, |
| 4438 | .RegSizeInBits: 192, |
| 4439 | .RegsSize: 29, |
| 4440 | .RegSetBegin: 452, /* MinRegVal */ |
| 4441 | .RegSetSize: 29, /* RegSetSize */ |
| 4442 | .ID: RISCV::VRN3M1NoV0RegClassID, |
| 4443 | .CopyCost: 3, /* CopyCost */ |
| 4444 | .Allocatable: true, /* Allocatable */ |
| 4445 | .BaseClass: false, |
| 4446 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1595]) - 115 * sizeof(MCRegisterClass), |
| 4447 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[81]) - 115 * sizeof(MCRegisterClass), |
| 4448 | .LaneMask: LaneBitmask(0x000000000000000E), |
| 4449 | .AllocationPriority: 0, |
| 4450 | .GlobalPriority: false, |
| 4451 | .TSFlags: 0x11, /* TSFlags */ |
| 4452 | .SpillStackID: 0, /* SpillStackID */ |
| 4453 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4454 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4455 | offsetof(RISCVRegisterClassStorage, SuperClasses[595]) - 115 * sizeof(MCRegisterClass), |
| 4456 | .SuperClassesSize: 1 |
| 4457 | }, |
| 4458 | { |
| 4459 | offsetof(RISCVRegisterClassStorage, Regs[1843]) - 116 * sizeof(MCRegisterClass), |
| 4460 | offsetof(RISCVRegisterClassStorage, BitSets[335]) - 116 * sizeof(MCRegisterClass), |
| 4461 | .NameIdx: 35, |
| 4462 | .RegSizeInBits: 192, |
| 4463 | .RegsSize: 1, |
| 4464 | .RegSetBegin: 481, /* MinRegVal */ |
| 4465 | .RegSetSize: 1, /* RegSetSize */ |
| 4466 | .ID: RISCV::VRN3M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4467 | .CopyCost: 3, /* CopyCost */ |
| 4468 | .Allocatable: true, /* Allocatable */ |
| 4469 | .BaseClass: false, |
| 4470 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1630]) - 116 * sizeof(MCRegisterClass), |
| 4471 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[51]) - 116 * sizeof(MCRegisterClass), |
| 4472 | .LaneMask: LaneBitmask(0x000000000000000E), |
| 4473 | .AllocationPriority: 0, |
| 4474 | .GlobalPriority: false, |
| 4475 | .TSFlags: 0x11, /* TSFlags */ |
| 4476 | .SpillStackID: 0, /* SpillStackID */ |
| 4477 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4478 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4479 | offsetof(RISCVRegisterClassStorage, SuperClasses[596]) - 116 * sizeof(MCRegisterClass), |
| 4480 | .SuperClassesSize: 1 |
| 4481 | }, |
| 4482 | { |
| 4483 | offsetof(RISCVRegisterClassStorage, Regs[1844]) - 117 * sizeof(MCRegisterClass), |
| 4484 | offsetof(RISCVRegisterClassStorage, BitSets[336]) - 117 * sizeof(MCRegisterClass), |
| 4485 | .NameIdx: 1326, |
| 4486 | .RegSizeInBits: 256, |
| 4487 | .RegsSize: 29, |
| 4488 | .RegSetBegin: 496, /* MinRegVal */ |
| 4489 | .RegSetSize: 29, /* RegSetSize */ |
| 4490 | .ID: RISCV::VRN4M1RegClassID, |
| 4491 | .CopyCost: 4, /* CopyCost */ |
| 4492 | .Allocatable: true, /* Allocatable */ |
| 4493 | .BaseClass: false, |
| 4494 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1640]) - 117 * sizeof(MCRegisterClass), |
| 4495 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[75]) - 117 * sizeof(MCRegisterClass), |
| 4496 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4497 | .AllocationPriority: 0, |
| 4498 | .GlobalPriority: false, |
| 4499 | .TSFlags: 0x19, /* TSFlags */ |
| 4500 | .SpillStackID: 0, /* SpillStackID */ |
| 4501 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4502 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4503 | offsetof(RISCVRegisterClassStorage, SuperClasses[597]) - 117 * sizeof(MCRegisterClass), |
| 4504 | .SuperClassesSize: 0 |
| 4505 | }, |
| 4506 | { |
| 4507 | offsetof(RISCVRegisterClassStorage, Regs[1873]) - 118 * sizeof(MCRegisterClass), |
| 4508 | offsetof(RISCVRegisterClassStorage, BitSets[340]) - 118 * sizeof(MCRegisterClass), |
| 4509 | .NameIdx: 516, |
| 4510 | .RegSizeInBits: 256, |
| 4511 | .RegsSize: 28, |
| 4512 | .RegSetBegin: 496, /* MinRegVal */ |
| 4513 | .RegSetSize: 28, /* RegSetSize */ |
| 4514 | .ID: RISCV::VRN4M1NoV0RegClassID, |
| 4515 | .CopyCost: 4, /* CopyCost */ |
| 4516 | .Allocatable: true, /* Allocatable */ |
| 4517 | .BaseClass: false, |
| 4518 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1670]) - 118 * sizeof(MCRegisterClass), |
| 4519 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[75]) - 118 * sizeof(MCRegisterClass), |
| 4520 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4521 | .AllocationPriority: 0, |
| 4522 | .GlobalPriority: false, |
| 4523 | .TSFlags: 0x19, /* TSFlags */ |
| 4524 | .SpillStackID: 0, /* SpillStackID */ |
| 4525 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4526 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4527 | offsetof(RISCVRegisterClassStorage, SuperClasses[597]) - 118 * sizeof(MCRegisterClass), |
| 4528 | .SuperClassesSize: 1 |
| 4529 | }, |
| 4530 | { |
| 4531 | offsetof(RISCVRegisterClassStorage, Regs[1901]) - 119 * sizeof(MCRegisterClass), |
| 4532 | offsetof(RISCVRegisterClassStorage, BitSets[344]) - 119 * sizeof(MCRegisterClass), |
| 4533 | .NameIdx: 1416, |
| 4534 | .RegSizeInBits: 256, |
| 4535 | .RegsSize: 15, |
| 4536 | .RegSetBegin: 430, /* MinRegVal */ |
| 4537 | .RegSetSize: 15, /* RegSetSize */ |
| 4538 | .ID: RISCV::VRN2M2RegClassID, |
| 4539 | .CopyCost: 4, /* CopyCost */ |
| 4540 | .Allocatable: true, /* Allocatable */ |
| 4541 | .BaseClass: false, |
| 4542 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1700]) - 119 * sizeof(MCRegisterClass), |
| 4543 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[105]) - 119 * sizeof(MCRegisterClass), |
| 4544 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4545 | .AllocationPriority: 2, |
| 4546 | .GlobalPriority: false, |
| 4547 | .TSFlags: 0x0b, /* TSFlags */ |
| 4548 | .SpillStackID: 0, /* SpillStackID */ |
| 4549 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4550 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4551 | offsetof(RISCVRegisterClassStorage, SuperClasses[598]) - 119 * sizeof(MCRegisterClass), |
| 4552 | .SuperClassesSize: 0 |
| 4553 | }, |
| 4554 | { |
| 4555 | offsetof(RISCVRegisterClassStorage, Regs[1916]) - 120 * sizeof(MCRegisterClass), |
| 4556 | offsetof(RISCVRegisterClassStorage, BitSets[346]) - 120 * sizeof(MCRegisterClass), |
| 4557 | .NameIdx: 585, |
| 4558 | .RegSizeInBits: 256, |
| 4559 | .RegsSize: 14, |
| 4560 | .RegSetBegin: 430, /* MinRegVal */ |
| 4561 | .RegSetSize: 14, /* RegSetSize */ |
| 4562 | .ID: RISCV::VRN2M2NoV0RegClassID, |
| 4563 | .CopyCost: 4, /* CopyCost */ |
| 4564 | .Allocatable: true, /* Allocatable */ |
| 4565 | .BaseClass: false, |
| 4566 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1720]) - 120 * sizeof(MCRegisterClass), |
| 4567 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[105]) - 120 * sizeof(MCRegisterClass), |
| 4568 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4569 | .AllocationPriority: 2, |
| 4570 | .GlobalPriority: false, |
| 4571 | .TSFlags: 0x0b, /* TSFlags */ |
| 4572 | .SpillStackID: 0, /* SpillStackID */ |
| 4573 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4574 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4575 | offsetof(RISCVRegisterClassStorage, SuperClasses[598]) - 120 * sizeof(MCRegisterClass), |
| 4576 | .SuperClassesSize: 1 |
| 4577 | }, |
| 4578 | { |
| 4579 | offsetof(RISCVRegisterClassStorage, Regs[1930]) - 121 * sizeof(MCRegisterClass), |
| 4580 | offsetof(RISCVRegisterClassStorage, BitSets[348]) - 121 * sizeof(MCRegisterClass), |
| 4581 | .NameIdx: 1637, |
| 4582 | .RegSizeInBits: 256, |
| 4583 | .RegsSize: 8, |
| 4584 | .RegSetBegin: 357, /* MinRegVal */ |
| 4585 | .RegSetSize: 26, /* RegSetSize */ |
| 4586 | .ID: RISCV::VRM4RegClassID, |
| 4587 | .CopyCost: 4, /* CopyCost */ |
| 4588 | .Allocatable: true, /* Allocatable */ |
| 4589 | .BaseClass: false, |
| 4590 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1740]) - 121 * sizeof(MCRegisterClass), |
| 4591 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[40]) - 121 * sizeof(MCRegisterClass), |
| 4592 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4593 | .AllocationPriority: 4, |
| 4594 | .GlobalPriority: false, |
| 4595 | .TSFlags: 0x05, /* TSFlags */ |
| 4596 | .SpillStackID: 0, /* SpillStackID */ |
| 4597 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4598 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4599 | offsetof(RISCVRegisterClassStorage, SuperClasses[599]) - 121 * sizeof(MCRegisterClass), |
| 4600 | .SuperClassesSize: 0 |
| 4601 | }, |
| 4602 | { |
| 4603 | offsetof(RISCVRegisterClassStorage, Regs[1938]) - 122 * sizeof(MCRegisterClass), |
| 4604 | offsetof(RISCVRegisterClassStorage, BitSets[352]) - 122 * sizeof(MCRegisterClass), |
| 4605 | .NameIdx: 652, |
| 4606 | .RegSizeInBits: 256, |
| 4607 | .RegsSize: 7, |
| 4608 | .RegSetBegin: 361, /* MinRegVal */ |
| 4609 | .RegSetSize: 22, /* RegSetSize */ |
| 4610 | .ID: RISCV::VRM4NoV0RegClassID, |
| 4611 | .CopyCost: 4, /* CopyCost */ |
| 4612 | .Allocatable: true, /* Allocatable */ |
| 4613 | .BaseClass: false, |
| 4614 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1755]) - 122 * sizeof(MCRegisterClass), |
| 4615 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[40]) - 122 * sizeof(MCRegisterClass), |
| 4616 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4617 | .AllocationPriority: 4, |
| 4618 | .GlobalPriority: false, |
| 4619 | .TSFlags: 0x05, /* TSFlags */ |
| 4620 | .SpillStackID: 0, /* SpillStackID */ |
| 4621 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4622 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4623 | offsetof(RISCVRegisterClassStorage, SuperClasses[599]) - 122 * sizeof(MCRegisterClass), |
| 4624 | .SuperClassesSize: 1 |
| 4625 | }, |
| 4626 | { |
| 4627 | offsetof(RISCVRegisterClassStorage, Regs[1945]) - 123 * sizeof(MCRegisterClass), |
| 4628 | offsetof(RISCVRegisterClassStorage, BitSets[355]) - 123 * sizeof(MCRegisterClass), |
| 4629 | .NameIdx: 412, |
| 4630 | .RegSizeInBits: 256, |
| 4631 | .RegsSize: 1, |
| 4632 | .RegSetBegin: 357, /* MinRegVal */ |
| 4633 | .RegSetSize: 1, /* RegSetSize */ |
| 4634 | .ID: RISCV::VRM4_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4635 | .CopyCost: 4, /* CopyCost */ |
| 4636 | .Allocatable: true, /* Allocatable */ |
| 4637 | .BaseClass: false, |
| 4638 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1770]) - 123 * sizeof(MCRegisterClass), |
| 4639 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[38]) - 123 * sizeof(MCRegisterClass), |
| 4640 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4641 | .AllocationPriority: 4, |
| 4642 | .GlobalPriority: false, |
| 4643 | .TSFlags: 0x05, /* TSFlags */ |
| 4644 | .SpillStackID: 0, /* SpillStackID */ |
| 4645 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4646 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4647 | offsetof(RISCVRegisterClassStorage, SuperClasses[600]) - 123 * sizeof(MCRegisterClass), |
| 4648 | .SuperClassesSize: 1 |
| 4649 | }, |
| 4650 | { |
| 4651 | offsetof(RISCVRegisterClassStorage, Regs[1946]) - 124 * sizeof(MCRegisterClass), |
| 4652 | offsetof(RISCVRegisterClassStorage, BitSets[356]) - 124 * sizeof(MCRegisterClass), |
| 4653 | .NameIdx: 221, |
| 4654 | .RegSizeInBits: 256, |
| 4655 | .RegsSize: 1, |
| 4656 | .RegSetBegin: 444, /* MinRegVal */ |
| 4657 | .RegSetSize: 1, /* RegSetSize */ |
| 4658 | .ID: RISCV::VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4659 | .CopyCost: 4, /* CopyCost */ |
| 4660 | .Allocatable: true, /* Allocatable */ |
| 4661 | .BaseClass: false, |
| 4662 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1780]) - 124 * sizeof(MCRegisterClass), |
| 4663 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[96]) - 124 * sizeof(MCRegisterClass), |
| 4664 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4665 | .AllocationPriority: 2, |
| 4666 | .GlobalPriority: false, |
| 4667 | .TSFlags: 0x0b, /* TSFlags */ |
| 4668 | .SpillStackID: 0, /* SpillStackID */ |
| 4669 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4670 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4671 | offsetof(RISCVRegisterClassStorage, SuperClasses[601]) - 124 * sizeof(MCRegisterClass), |
| 4672 | .SuperClassesSize: 1 |
| 4673 | }, |
| 4674 | { |
| 4675 | offsetof(RISCVRegisterClassStorage, Regs[1947]) - 125 * sizeof(MCRegisterClass), |
| 4676 | offsetof(RISCVRegisterClassStorage, BitSets[357]) - 125 * sizeof(MCRegisterClass), |
| 4677 | .NameIdx: 66, |
| 4678 | .RegSizeInBits: 256, |
| 4679 | .RegsSize: 1, |
| 4680 | .RegSetBegin: 524, /* MinRegVal */ |
| 4681 | .RegSetSize: 1, /* RegSetSize */ |
| 4682 | .ID: RISCV::VRN4M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4683 | .CopyCost: 4, /* CopyCost */ |
| 4684 | .Allocatable: true, /* Allocatable */ |
| 4685 | .BaseClass: false, |
| 4686 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1790]) - 125 * sizeof(MCRegisterClass), |
| 4687 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[53]) - 125 * sizeof(MCRegisterClass), |
| 4688 | .LaneMask: LaneBitmask(0x000000000000001E), |
| 4689 | .AllocationPriority: 0, |
| 4690 | .GlobalPriority: false, |
| 4691 | .TSFlags: 0x19, /* TSFlags */ |
| 4692 | .SpillStackID: 0, /* SpillStackID */ |
| 4693 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4694 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4695 | offsetof(RISCVRegisterClassStorage, SuperClasses[602]) - 125 * sizeof(MCRegisterClass), |
| 4696 | .SuperClassesSize: 1 |
| 4697 | }, |
| 4698 | { |
| 4699 | offsetof(RISCVRegisterClassStorage, Regs[1948]) - 126 * sizeof(MCRegisterClass), |
| 4700 | offsetof(RISCVRegisterClassStorage, BitSets[358]) - 126 * sizeof(MCRegisterClass), |
| 4701 | .NameIdx: 1761, |
| 4702 | .RegSizeInBits: 256, |
| 4703 | .RegsSize: 32, |
| 4704 | .RegSetBegin: 324, /* MinRegVal */ |
| 4705 | .RegSetSize: 32, /* RegSetSize */ |
| 4706 | .ID: RISCV::FPR256RegClassID, |
| 4707 | .CopyCost: 1, /* CopyCost */ |
| 4708 | .Allocatable: true, /* Allocatable */ |
| 4709 | .BaseClass: false, |
| 4710 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1800]) - 126 * sizeof(MCRegisterClass), |
| 4711 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 126 * sizeof(MCRegisterClass), |
| 4712 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4713 | .AllocationPriority: 0, |
| 4714 | .GlobalPriority: false, |
| 4715 | .TSFlags: 0x00, /* TSFlags */ |
| 4716 | .SpillStackID: 0, /* SpillStackID */ |
| 4717 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4718 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4719 | offsetof(RISCVRegisterClassStorage, SuperClasses[603]) - 126 * sizeof(MCRegisterClass), |
| 4720 | .SuperClassesSize: 0 |
| 4721 | }, |
| 4722 | { |
| 4723 | offsetof(RISCVRegisterClassStorage, Regs[1980]) - 127 * sizeof(MCRegisterClass), |
| 4724 | offsetof(RISCVRegisterClassStorage, BitSets[362]) - 127 * sizeof(MCRegisterClass), |
| 4725 | .NameIdx: 2336, |
| 4726 | .RegSizeInBits: 256, |
| 4727 | .RegsSize: 8, |
| 4728 | .RegSetBegin: 332, /* MinRegVal */ |
| 4729 | .RegSetSize: 8, /* RegSetSize */ |
| 4730 | .ID: RISCV::FPR256_with_sub_16_in_FPR16CRegClassID, |
| 4731 | .CopyCost: 1, /* CopyCost */ |
| 4732 | .Allocatable: true, /* Allocatable */ |
| 4733 | .BaseClass: false, |
| 4734 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1805]) - 127 * sizeof(MCRegisterClass), |
| 4735 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 127 * sizeof(MCRegisterClass), |
| 4736 | .LaneMask: LaneBitmask(0x0000000000000001), |
| 4737 | .AllocationPriority: 0, |
| 4738 | .GlobalPriority: false, |
| 4739 | .TSFlags: 0x00, /* TSFlags */ |
| 4740 | .SpillStackID: 0, /* SpillStackID */ |
| 4741 | .HasDisjunctSubRegs: false, /* HasDisjunctSubRegs */ |
| 4742 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 4743 | offsetof(RISCVRegisterClassStorage, SuperClasses[603]) - 127 * sizeof(MCRegisterClass), |
| 4744 | .SuperClassesSize: 1 |
| 4745 | }, |
| 4746 | { |
| 4747 | offsetof(RISCVRegisterClassStorage, Regs[1988]) - 128 * sizeof(MCRegisterClass), |
| 4748 | offsetof(RISCVRegisterClassStorage, BitSets[363]) - 128 * sizeof(MCRegisterClass), |
| 4749 | .NameIdx: 1333, |
| 4750 | .RegSizeInBits: 320, |
| 4751 | .RegsSize: 28, |
| 4752 | .RegSetBegin: 538, /* MinRegVal */ |
| 4753 | .RegSetSize: 28, /* RegSetSize */ |
| 4754 | .ID: RISCV::VRN5M1RegClassID, |
| 4755 | .CopyCost: 5, /* CopyCost */ |
| 4756 | .Allocatable: true, /* Allocatable */ |
| 4757 | .BaseClass: false, |
| 4758 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1810]) - 128 * sizeof(MCRegisterClass), |
| 4759 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[70]) - 128 * sizeof(MCRegisterClass), |
| 4760 | .LaneMask: LaneBitmask(0x000000000000003E), |
| 4761 | .AllocationPriority: 0, |
| 4762 | .GlobalPriority: false, |
| 4763 | .TSFlags: 0x21, /* TSFlags */ |
| 4764 | .SpillStackID: 0, /* SpillStackID */ |
| 4765 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4766 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4767 | offsetof(RISCVRegisterClassStorage, SuperClasses[604]) - 128 * sizeof(MCRegisterClass), |
| 4768 | .SuperClassesSize: 0 |
| 4769 | }, |
| 4770 | { |
| 4771 | offsetof(RISCVRegisterClassStorage, Regs[2016]) - 129 * sizeof(MCRegisterClass), |
| 4772 | offsetof(RISCVRegisterClassStorage, BitSets[367]) - 129 * sizeof(MCRegisterClass), |
| 4773 | .NameIdx: 527, |
| 4774 | .RegSizeInBits: 320, |
| 4775 | .RegsSize: 27, |
| 4776 | .RegSetBegin: 538, /* MinRegVal */ |
| 4777 | .RegSetSize: 27, /* RegSetSize */ |
| 4778 | .ID: RISCV::VRN5M1NoV0RegClassID, |
| 4779 | .CopyCost: 5, /* CopyCost */ |
| 4780 | .Allocatable: true, /* Allocatable */ |
| 4781 | .BaseClass: false, |
| 4782 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1835]) - 129 * sizeof(MCRegisterClass), |
| 4783 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[70]) - 129 * sizeof(MCRegisterClass), |
| 4784 | .LaneMask: LaneBitmask(0x000000000000003E), |
| 4785 | .AllocationPriority: 0, |
| 4786 | .GlobalPriority: false, |
| 4787 | .TSFlags: 0x21, /* TSFlags */ |
| 4788 | .SpillStackID: 0, /* SpillStackID */ |
| 4789 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4790 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4791 | offsetof(RISCVRegisterClassStorage, SuperClasses[604]) - 129 * sizeof(MCRegisterClass), |
| 4792 | .SuperClassesSize: 1 |
| 4793 | }, |
| 4794 | { |
| 4795 | offsetof(RISCVRegisterClassStorage, Regs[2043]) - 130 * sizeof(MCRegisterClass), |
| 4796 | offsetof(RISCVRegisterClassStorage, BitSets[371]) - 130 * sizeof(MCRegisterClass), |
| 4797 | .NameIdx: 97, |
| 4798 | .RegSizeInBits: 320, |
| 4799 | .RegsSize: 1, |
| 4800 | .RegSetBegin: 565, /* MinRegVal */ |
| 4801 | .RegSetSize: 1, /* RegSetSize */ |
| 4802 | .ID: RISCV::VRN5M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4803 | .CopyCost: 5, /* CopyCost */ |
| 4804 | .Allocatable: true, /* Allocatable */ |
| 4805 | .BaseClass: false, |
| 4806 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1860]) - 130 * sizeof(MCRegisterClass), |
| 4807 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[55]) - 130 * sizeof(MCRegisterClass), |
| 4808 | .LaneMask: LaneBitmask(0x000000000000003E), |
| 4809 | .AllocationPriority: 0, |
| 4810 | .GlobalPriority: false, |
| 4811 | .TSFlags: 0x21, /* TSFlags */ |
| 4812 | .SpillStackID: 0, /* SpillStackID */ |
| 4813 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4814 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4815 | offsetof(RISCVRegisterClassStorage, SuperClasses[605]) - 130 * sizeof(MCRegisterClass), |
| 4816 | .SuperClassesSize: 1 |
| 4817 | }, |
| 4818 | { |
| 4819 | offsetof(RISCVRegisterClassStorage, Regs[2044]) - 131 * sizeof(MCRegisterClass), |
| 4820 | offsetof(RISCVRegisterClassStorage, BitSets[372]) - 131 * sizeof(MCRegisterClass), |
| 4821 | .NameIdx: 1340, |
| 4822 | .RegSizeInBits: 384, |
| 4823 | .RegsSize: 27, |
| 4824 | .RegSetBegin: 566, /* MinRegVal */ |
| 4825 | .RegSetSize: 27, /* RegSetSize */ |
| 4826 | .ID: RISCV::VRN6M1RegClassID, |
| 4827 | .CopyCost: 6, /* CopyCost */ |
| 4828 | .Allocatable: true, /* Allocatable */ |
| 4829 | .BaseClass: false, |
| 4830 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1870]) - 131 * sizeof(MCRegisterClass), |
| 4831 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[66]) - 131 * sizeof(MCRegisterClass), |
| 4832 | .LaneMask: LaneBitmask(0x000000000000007E), |
| 4833 | .AllocationPriority: 0, |
| 4834 | .GlobalPriority: false, |
| 4835 | .TSFlags: 0x29, /* TSFlags */ |
| 4836 | .SpillStackID: 0, /* SpillStackID */ |
| 4837 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4838 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4839 | offsetof(RISCVRegisterClassStorage, SuperClasses[606]) - 131 * sizeof(MCRegisterClass), |
| 4840 | .SuperClassesSize: 0 |
| 4841 | }, |
| 4842 | { |
| 4843 | offsetof(RISCVRegisterClassStorage, Regs[2071]) - 132 * sizeof(MCRegisterClass), |
| 4844 | offsetof(RISCVRegisterClassStorage, BitSets[376]) - 132 * sizeof(MCRegisterClass), |
| 4845 | .NameIdx: 538, |
| 4846 | .RegSizeInBits: 384, |
| 4847 | .RegsSize: 26, |
| 4848 | .RegSetBegin: 566, /* MinRegVal */ |
| 4849 | .RegSetSize: 26, /* RegSetSize */ |
| 4850 | .ID: RISCV::VRN6M1NoV0RegClassID, |
| 4851 | .CopyCost: 6, /* CopyCost */ |
| 4852 | .Allocatable: true, /* Allocatable */ |
| 4853 | .BaseClass: false, |
| 4854 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1890]) - 132 * sizeof(MCRegisterClass), |
| 4855 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[66]) - 132 * sizeof(MCRegisterClass), |
| 4856 | .LaneMask: LaneBitmask(0x000000000000007E), |
| 4857 | .AllocationPriority: 0, |
| 4858 | .GlobalPriority: false, |
| 4859 | .TSFlags: 0x29, /* TSFlags */ |
| 4860 | .SpillStackID: 0, /* SpillStackID */ |
| 4861 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4862 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4863 | offsetof(RISCVRegisterClassStorage, SuperClasses[606]) - 132 * sizeof(MCRegisterClass), |
| 4864 | .SuperClassesSize: 1 |
| 4865 | }, |
| 4866 | { |
| 4867 | offsetof(RISCVRegisterClassStorage, Regs[2097]) - 133 * sizeof(MCRegisterClass), |
| 4868 | offsetof(RISCVRegisterClassStorage, BitSets[380]) - 133 * sizeof(MCRegisterClass), |
| 4869 | .NameIdx: 1423, |
| 4870 | .RegSizeInBits: 384, |
| 4871 | .RegsSize: 14, |
| 4872 | .RegSetBegin: 482, /* MinRegVal */ |
| 4873 | .RegSetSize: 14, /* RegSetSize */ |
| 4874 | .ID: RISCV::VRN3M2RegClassID, |
| 4875 | .CopyCost: 6, /* CopyCost */ |
| 4876 | .Allocatable: true, /* Allocatable */ |
| 4877 | .BaseClass: false, |
| 4878 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1910]) - 133 * sizeof(MCRegisterClass), |
| 4879 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[102]) - 133 * sizeof(MCRegisterClass), |
| 4880 | .LaneMask: LaneBitmask(0x000000000000007E), |
| 4881 | .AllocationPriority: 2, |
| 4882 | .GlobalPriority: false, |
| 4883 | .TSFlags: 0x13, /* TSFlags */ |
| 4884 | .SpillStackID: 0, /* SpillStackID */ |
| 4885 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4886 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4887 | offsetof(RISCVRegisterClassStorage, SuperClasses[607]) - 133 * sizeof(MCRegisterClass), |
| 4888 | .SuperClassesSize: 0 |
| 4889 | }, |
| 4890 | { |
| 4891 | offsetof(RISCVRegisterClassStorage, Regs[2111]) - 134 * sizeof(MCRegisterClass), |
| 4892 | offsetof(RISCVRegisterClassStorage, BitSets[382]) - 134 * sizeof(MCRegisterClass), |
| 4893 | .NameIdx: 596, |
| 4894 | .RegSizeInBits: 384, |
| 4895 | .RegsSize: 13, |
| 4896 | .RegSetBegin: 482, /* MinRegVal */ |
| 4897 | .RegSetSize: 13, /* RegSetSize */ |
| 4898 | .ID: RISCV::VRN3M2NoV0RegClassID, |
| 4899 | .CopyCost: 6, /* CopyCost */ |
| 4900 | .Allocatable: true, /* Allocatable */ |
| 4901 | .BaseClass: false, |
| 4902 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1925]) - 134 * sizeof(MCRegisterClass), |
| 4903 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[102]) - 134 * sizeof(MCRegisterClass), |
| 4904 | .LaneMask: LaneBitmask(0x000000000000007E), |
| 4905 | .AllocationPriority: 2, |
| 4906 | .GlobalPriority: false, |
| 4907 | .TSFlags: 0x13, /* TSFlags */ |
| 4908 | .SpillStackID: 0, /* SpillStackID */ |
| 4909 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4910 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4911 | offsetof(RISCVRegisterClassStorage, SuperClasses[607]) - 134 * sizeof(MCRegisterClass), |
| 4912 | .SuperClassesSize: 1 |
| 4913 | }, |
| 4914 | { |
| 4915 | offsetof(RISCVRegisterClassStorage, Regs[2124]) - 135 * sizeof(MCRegisterClass), |
| 4916 | offsetof(RISCVRegisterClassStorage, BitSets[384]) - 135 * sizeof(MCRegisterClass), |
| 4917 | .NameIdx: 276, |
| 4918 | .RegSizeInBits: 384, |
| 4919 | .RegsSize: 1, |
| 4920 | .RegSetBegin: 495, /* MinRegVal */ |
| 4921 | .RegSetSize: 1, /* RegSetSize */ |
| 4922 | .ID: RISCV::VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4923 | .CopyCost: 6, /* CopyCost */ |
| 4924 | .Allocatable: true, /* Allocatable */ |
| 4925 | .BaseClass: false, |
| 4926 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1940]) - 135 * sizeof(MCRegisterClass), |
| 4927 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[98]) - 135 * sizeof(MCRegisterClass), |
| 4928 | .LaneMask: LaneBitmask(0x000000000000007E), |
| 4929 | .AllocationPriority: 2, |
| 4930 | .GlobalPriority: false, |
| 4931 | .TSFlags: 0x13, /* TSFlags */ |
| 4932 | .SpillStackID: 0, /* SpillStackID */ |
| 4933 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4934 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4935 | offsetof(RISCVRegisterClassStorage, SuperClasses[608]) - 135 * sizeof(MCRegisterClass), |
| 4936 | .SuperClassesSize: 1 |
| 4937 | }, |
| 4938 | { |
| 4939 | offsetof(RISCVRegisterClassStorage, Regs[2125]) - 136 * sizeof(MCRegisterClass), |
| 4940 | offsetof(RISCVRegisterClassStorage, BitSets[385]) - 136 * sizeof(MCRegisterClass), |
| 4941 | .NameIdx: 128, |
| 4942 | .RegSizeInBits: 384, |
| 4943 | .RegsSize: 1, |
| 4944 | .RegSetBegin: 592, /* MinRegVal */ |
| 4945 | .RegSetSize: 1, /* RegSetSize */ |
| 4946 | .ID: RISCV::VRN6M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 4947 | .CopyCost: 6, /* CopyCost */ |
| 4948 | .Allocatable: true, /* Allocatable */ |
| 4949 | .BaseClass: false, |
| 4950 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1950]) - 136 * sizeof(MCRegisterClass), |
| 4951 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[57]) - 136 * sizeof(MCRegisterClass), |
| 4952 | .LaneMask: LaneBitmask(0x000000000000007E), |
| 4953 | .AllocationPriority: 0, |
| 4954 | .GlobalPriority: false, |
| 4955 | .TSFlags: 0x29, /* TSFlags */ |
| 4956 | .SpillStackID: 0, /* SpillStackID */ |
| 4957 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4958 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4959 | offsetof(RISCVRegisterClassStorage, SuperClasses[609]) - 136 * sizeof(MCRegisterClass), |
| 4960 | .SuperClassesSize: 1 |
| 4961 | }, |
| 4962 | { |
| 4963 | offsetof(RISCVRegisterClassStorage, Regs[2126]) - 137 * sizeof(MCRegisterClass), |
| 4964 | offsetof(RISCVRegisterClassStorage, BitSets[386]) - 137 * sizeof(MCRegisterClass), |
| 4965 | .NameIdx: 1347, |
| 4966 | .RegSizeInBits: 448, |
| 4967 | .RegsSize: 26, |
| 4968 | .RegSetBegin: 593, /* MinRegVal */ |
| 4969 | .RegSetSize: 26, /* RegSetSize */ |
| 4970 | .ID: RISCV::VRN7M1RegClassID, |
| 4971 | .CopyCost: 7, /* CopyCost */ |
| 4972 | .Allocatable: true, /* Allocatable */ |
| 4973 | .BaseClass: false, |
| 4974 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1960]) - 137 * sizeof(MCRegisterClass), |
| 4975 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[63]) - 137 * sizeof(MCRegisterClass), |
| 4976 | .LaneMask: LaneBitmask(0x00000000000000FE), |
| 4977 | .AllocationPriority: 0, |
| 4978 | .GlobalPriority: false, |
| 4979 | .TSFlags: 0x31, /* TSFlags */ |
| 4980 | .SpillStackID: 0, /* SpillStackID */ |
| 4981 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 4982 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 4983 | offsetof(RISCVRegisterClassStorage, SuperClasses[610]) - 137 * sizeof(MCRegisterClass), |
| 4984 | .SuperClassesSize: 0 |
| 4985 | }, |
| 4986 | { |
| 4987 | offsetof(RISCVRegisterClassStorage, Regs[2152]) - 138 * sizeof(MCRegisterClass), |
| 4988 | offsetof(RISCVRegisterClassStorage, BitSets[390]) - 138 * sizeof(MCRegisterClass), |
| 4989 | .NameIdx: 549, |
| 4990 | .RegSizeInBits: 448, |
| 4991 | .RegsSize: 25, |
| 4992 | .RegSetBegin: 593, /* MinRegVal */ |
| 4993 | .RegSetSize: 25, /* RegSetSize */ |
| 4994 | .ID: RISCV::VRN7M1NoV0RegClassID, |
| 4995 | .CopyCost: 7, /* CopyCost */ |
| 4996 | .Allocatable: true, /* Allocatable */ |
| 4997 | .BaseClass: false, |
| 4998 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1975]) - 138 * sizeof(MCRegisterClass), |
| 4999 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[63]) - 138 * sizeof(MCRegisterClass), |
| 5000 | .LaneMask: LaneBitmask(0x00000000000000FE), |
| 5001 | .AllocationPriority: 0, |
| 5002 | .GlobalPriority: false, |
| 5003 | .TSFlags: 0x31, /* TSFlags */ |
| 5004 | .SpillStackID: 0, /* SpillStackID */ |
| 5005 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5006 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5007 | offsetof(RISCVRegisterClassStorage, SuperClasses[610]) - 138 * sizeof(MCRegisterClass), |
| 5008 | .SuperClassesSize: 1 |
| 5009 | }, |
| 5010 | { |
| 5011 | offsetof(RISCVRegisterClassStorage, Regs[2177]) - 139 * sizeof(MCRegisterClass), |
| 5012 | offsetof(RISCVRegisterClassStorage, BitSets[394]) - 139 * sizeof(MCRegisterClass), |
| 5013 | .NameIdx: 159, |
| 5014 | .RegSizeInBits: 448, |
| 5015 | .RegsSize: 1, |
| 5016 | .RegSetBegin: 618, /* MinRegVal */ |
| 5017 | .RegSetSize: 1, /* RegSetSize */ |
| 5018 | .ID: RISCV::VRN7M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 5019 | .CopyCost: 7, /* CopyCost */ |
| 5020 | .Allocatable: true, /* Allocatable */ |
| 5021 | .BaseClass: false, |
| 5022 | offsetof(RISCVRegisterClassStorage, SubClassMasks[1990]) - 139 * sizeof(MCRegisterClass), |
| 5023 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[59]) - 139 * sizeof(MCRegisterClass), |
| 5024 | .LaneMask: LaneBitmask(0x00000000000000FE), |
| 5025 | .AllocationPriority: 0, |
| 5026 | .GlobalPriority: false, |
| 5027 | .TSFlags: 0x31, /* TSFlags */ |
| 5028 | .SpillStackID: 0, /* SpillStackID */ |
| 5029 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5030 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5031 | offsetof(RISCVRegisterClassStorage, SuperClasses[611]) - 139 * sizeof(MCRegisterClass), |
| 5032 | .SuperClassesSize: 1 |
| 5033 | }, |
| 5034 | { |
| 5035 | offsetof(RISCVRegisterClassStorage, Regs[2178]) - 140 * sizeof(MCRegisterClass), |
| 5036 | offsetof(RISCVRegisterClassStorage, BitSets[395]) - 140 * sizeof(MCRegisterClass), |
| 5037 | .NameIdx: 1354, |
| 5038 | .RegSizeInBits: 512, |
| 5039 | .RegsSize: 25, |
| 5040 | .RegSetBegin: 619, /* MinRegVal */ |
| 5041 | .RegSetSize: 25, /* RegSetSize */ |
| 5042 | .ID: RISCV::VRN8M1RegClassID, |
| 5043 | .CopyCost: 8, /* CopyCost */ |
| 5044 | .Allocatable: true, /* Allocatable */ |
| 5045 | .BaseClass: false, |
| 5046 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2000]) - 140 * sizeof(MCRegisterClass), |
| 5047 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[61]) - 140 * sizeof(MCRegisterClass), |
| 5048 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5049 | .AllocationPriority: 0, |
| 5050 | .GlobalPriority: false, |
| 5051 | .TSFlags: 0x39, /* TSFlags */ |
| 5052 | .SpillStackID: 0, /* SpillStackID */ |
| 5053 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5054 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5055 | offsetof(RISCVRegisterClassStorage, SuperClasses[612]) - 140 * sizeof(MCRegisterClass), |
| 5056 | .SuperClassesSize: 0 |
| 5057 | }, |
| 5058 | { |
| 5059 | offsetof(RISCVRegisterClassStorage, Regs[2203]) - 141 * sizeof(MCRegisterClass), |
| 5060 | offsetof(RISCVRegisterClassStorage, BitSets[399]) - 141 * sizeof(MCRegisterClass), |
| 5061 | .NameIdx: 560, |
| 5062 | .RegSizeInBits: 512, |
| 5063 | .RegsSize: 24, |
| 5064 | .RegSetBegin: 619, /* MinRegVal */ |
| 5065 | .RegSetSize: 24, /* RegSetSize */ |
| 5066 | .ID: RISCV::VRN8M1NoV0RegClassID, |
| 5067 | .CopyCost: 8, /* CopyCost */ |
| 5068 | .Allocatable: true, /* Allocatable */ |
| 5069 | .BaseClass: false, |
| 5070 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2010]) - 141 * sizeof(MCRegisterClass), |
| 5071 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[61]) - 141 * sizeof(MCRegisterClass), |
| 5072 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5073 | .AllocationPriority: 0, |
| 5074 | .GlobalPriority: false, |
| 5075 | .TSFlags: 0x39, /* TSFlags */ |
| 5076 | .SpillStackID: 0, /* SpillStackID */ |
| 5077 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5078 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5079 | offsetof(RISCVRegisterClassStorage, SuperClasses[612]) - 141 * sizeof(MCRegisterClass), |
| 5080 | .SuperClassesSize: 1 |
| 5081 | }, |
| 5082 | { |
| 5083 | offsetof(RISCVRegisterClassStorage, Regs[2227]) - 142 * sizeof(MCRegisterClass), |
| 5084 | offsetof(RISCVRegisterClassStorage, BitSets[402]) - 142 * sizeof(MCRegisterClass), |
| 5085 | .NameIdx: 1430, |
| 5086 | .RegSizeInBits: 512, |
| 5087 | .RegsSize: 13, |
| 5088 | .RegSetBegin: 525, /* MinRegVal */ |
| 5089 | .RegSetSize: 13, /* RegSetSize */ |
| 5090 | .ID: RISCV::VRN4M2RegClassID, |
| 5091 | .CopyCost: 8, /* CopyCost */ |
| 5092 | .Allocatable: true, /* Allocatable */ |
| 5093 | .BaseClass: false, |
| 5094 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2020]) - 142 * sizeof(MCRegisterClass), |
| 5095 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[100]) - 142 * sizeof(MCRegisterClass), |
| 5096 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5097 | .AllocationPriority: 2, |
| 5098 | .GlobalPriority: false, |
| 5099 | .TSFlags: 0x1b, /* TSFlags */ |
| 5100 | .SpillStackID: 0, /* SpillStackID */ |
| 5101 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5102 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5103 | offsetof(RISCVRegisterClassStorage, SuperClasses[613]) - 142 * sizeof(MCRegisterClass), |
| 5104 | .SuperClassesSize: 0 |
| 5105 | }, |
| 5106 | { |
| 5107 | offsetof(RISCVRegisterClassStorage, Regs[2240]) - 143 * sizeof(MCRegisterClass), |
| 5108 | offsetof(RISCVRegisterClassStorage, BitSets[404]) - 143 * sizeof(MCRegisterClass), |
| 5109 | .NameIdx: 607, |
| 5110 | .RegSizeInBits: 512, |
| 5111 | .RegsSize: 12, |
| 5112 | .RegSetBegin: 525, /* MinRegVal */ |
| 5113 | .RegSetSize: 12, /* RegSetSize */ |
| 5114 | .ID: RISCV::VRN4M2NoV0RegClassID, |
| 5115 | .CopyCost: 8, /* CopyCost */ |
| 5116 | .Allocatable: true, /* Allocatable */ |
| 5117 | .BaseClass: false, |
| 5118 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2030]) - 143 * sizeof(MCRegisterClass), |
| 5119 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[100]) - 143 * sizeof(MCRegisterClass), |
| 5120 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5121 | .AllocationPriority: 2, |
| 5122 | .GlobalPriority: false, |
| 5123 | .TSFlags: 0x1b, /* TSFlags */ |
| 5124 | .SpillStackID: 0, /* SpillStackID */ |
| 5125 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5126 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5127 | offsetof(RISCVRegisterClassStorage, SuperClasses[613]) - 143 * sizeof(MCRegisterClass), |
| 5128 | .SuperClassesSize: 1 |
| 5129 | }, |
| 5130 | { |
| 5131 | offsetof(RISCVRegisterClassStorage, Regs[2252]) - 144 * sizeof(MCRegisterClass), |
| 5132 | offsetof(RISCVRegisterClassStorage, BitSets[406]) - 144 * sizeof(MCRegisterClass), |
| 5133 | .NameIdx: 1625, |
| 5134 | .RegSizeInBits: 512, |
| 5135 | .RegsSize: 7, |
| 5136 | .RegSetBegin: 445, /* MinRegVal */ |
| 5137 | .RegSetSize: 7, /* RegSetSize */ |
| 5138 | .ID: RISCV::VRN2M4RegClassID, |
| 5139 | .CopyCost: 8, /* CopyCost */ |
| 5140 | .Allocatable: true, /* Allocatable */ |
| 5141 | .BaseClass: false, |
| 5142 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2040]) - 144 * sizeof(MCRegisterClass), |
| 5143 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 144 * sizeof(MCRegisterClass), |
| 5144 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5145 | .AllocationPriority: 4, |
| 5146 | .GlobalPriority: false, |
| 5147 | .TSFlags: 0x0d, /* TSFlags */ |
| 5148 | .SpillStackID: 0, /* SpillStackID */ |
| 5149 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5150 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5151 | offsetof(RISCVRegisterClassStorage, SuperClasses[614]) - 144 * sizeof(MCRegisterClass), |
| 5152 | .SuperClassesSize: 0 |
| 5153 | }, |
| 5154 | { |
| 5155 | offsetof(RISCVRegisterClassStorage, Regs[2259]) - 145 * sizeof(MCRegisterClass), |
| 5156 | offsetof(RISCVRegisterClassStorage, BitSets[407]) - 145 * sizeof(MCRegisterClass), |
| 5157 | .NameIdx: 641, |
| 5158 | .RegSizeInBits: 512, |
| 5159 | .RegsSize: 6, |
| 5160 | .RegSetBegin: 445, /* MinRegVal */ |
| 5161 | .RegSetSize: 6, /* RegSetSize */ |
| 5162 | .ID: RISCV::VRN2M4NoV0RegClassID, |
| 5163 | .CopyCost: 8, /* CopyCost */ |
| 5164 | .Allocatable: true, /* Allocatable */ |
| 5165 | .BaseClass: false, |
| 5166 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2045]) - 145 * sizeof(MCRegisterClass), |
| 5167 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 145 * sizeof(MCRegisterClass), |
| 5168 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5169 | .AllocationPriority: 4, |
| 5170 | .GlobalPriority: false, |
| 5171 | .TSFlags: 0x0d, /* TSFlags */ |
| 5172 | .SpillStackID: 0, /* SpillStackID */ |
| 5173 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5174 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5175 | offsetof(RISCVRegisterClassStorage, SuperClasses[614]) - 145 * sizeof(MCRegisterClass), |
| 5176 | .SuperClassesSize: 1 |
| 5177 | }, |
| 5178 | { |
| 5179 | offsetof(RISCVRegisterClassStorage, Regs[2265]) - 146 * sizeof(MCRegisterClass), |
| 5180 | offsetof(RISCVRegisterClassStorage, BitSets[408]) - 146 * sizeof(MCRegisterClass), |
| 5181 | .NameIdx: 2281, |
| 5182 | .RegSizeInBits: 512, |
| 5183 | .RegsSize: 4, |
| 5184 | .RegSetBegin: 358, /* MinRegVal */ |
| 5185 | .RegSetSize: 22, /* RegSetSize */ |
| 5186 | .ID: RISCV::VRM8RegClassID, |
| 5187 | .CopyCost: 8, /* CopyCost */ |
| 5188 | .Allocatable: true, /* Allocatable */ |
| 5189 | .BaseClass: false, |
| 5190 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2050]) - 146 * sizeof(MCRegisterClass), |
| 5191 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 146 * sizeof(MCRegisterClass), |
| 5192 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5193 | .AllocationPriority: 8, |
| 5194 | .GlobalPriority: false, |
| 5195 | .TSFlags: 0x07, /* TSFlags */ |
| 5196 | .SpillStackID: 0, /* SpillStackID */ |
| 5197 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5198 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 5199 | offsetof(RISCVRegisterClassStorage, SuperClasses[615]) - 146 * sizeof(MCRegisterClass), |
| 5200 | .SuperClassesSize: 0 |
| 5201 | }, |
| 5202 | { |
| 5203 | offsetof(RISCVRegisterClassStorage, Regs[2269]) - 147 * sizeof(MCRegisterClass), |
| 5204 | offsetof(RISCVRegisterClassStorage, BitSets[411]) - 147 * sizeof(MCRegisterClass), |
| 5205 | .NameIdx: 675, |
| 5206 | .RegSizeInBits: 512, |
| 5207 | .RegsSize: 3, |
| 5208 | .RegSetBegin: 365, /* MinRegVal */ |
| 5209 | .RegSetSize: 15, /* RegSetSize */ |
| 5210 | .ID: RISCV::VRM8NoV0RegClassID, |
| 5211 | .CopyCost: 8, /* CopyCost */ |
| 5212 | .Allocatable: true, /* Allocatable */ |
| 5213 | .BaseClass: false, |
| 5214 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2055]) - 147 * sizeof(MCRegisterClass), |
| 5215 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 147 * sizeof(MCRegisterClass), |
| 5216 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5217 | .AllocationPriority: 8, |
| 5218 | .GlobalPriority: false, |
| 5219 | .TSFlags: 0x07, /* TSFlags */ |
| 5220 | .SpillStackID: 0, /* SpillStackID */ |
| 5221 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5222 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 5223 | offsetof(RISCVRegisterClassStorage, SuperClasses[615]) - 147 * sizeof(MCRegisterClass), |
| 5224 | .SuperClassesSize: 1 |
| 5225 | }, |
| 5226 | { |
| 5227 | offsetof(RISCVRegisterClassStorage, Regs[2272]) - 148 * sizeof(MCRegisterClass), |
| 5228 | offsetof(RISCVRegisterClassStorage, BitSets[413]) - 148 * sizeof(MCRegisterClass), |
| 5229 | .NameIdx: 441, |
| 5230 | .RegSizeInBits: 512, |
| 5231 | .RegsSize: 1, |
| 5232 | .RegSetBegin: 358, /* MinRegVal */ |
| 5233 | .RegSetSize: 1, /* RegSetSize */ |
| 5234 | .ID: RISCV::VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID, |
| 5235 | .CopyCost: 8, /* CopyCost */ |
| 5236 | .Allocatable: true, /* Allocatable */ |
| 5237 | .BaseClass: false, |
| 5238 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2060]) - 148 * sizeof(MCRegisterClass), |
| 5239 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 148 * sizeof(MCRegisterClass), |
| 5240 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5241 | .AllocationPriority: 8, |
| 5242 | .GlobalPriority: false, |
| 5243 | .TSFlags: 0x07, /* TSFlags */ |
| 5244 | .SpillStackID: 0, /* SpillStackID */ |
| 5245 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5246 | .CoveredBySubRegs: false, /* CoveredBySubRegs */ |
| 5247 | offsetof(RISCVRegisterClassStorage, SuperClasses[616]) - 148 * sizeof(MCRegisterClass), |
| 5248 | .SuperClassesSize: 1 |
| 5249 | }, |
| 5250 | { |
| 5251 | offsetof(RISCVRegisterClassStorage, Regs[2273]) - 149 * sizeof(MCRegisterClass), |
| 5252 | offsetof(RISCVRegisterClassStorage, BitSets[414]) - 149 * sizeof(MCRegisterClass), |
| 5253 | .NameIdx: 386, |
| 5254 | .RegSizeInBits: 512, |
| 5255 | .RegsSize: 1, |
| 5256 | .RegSetBegin: 451, /* MinRegVal */ |
| 5257 | .RegSetSize: 1, /* RegSetSize */ |
| 5258 | .ID: RISCV::VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID, |
| 5259 | .CopyCost: 8, /* CopyCost */ |
| 5260 | .Allocatable: true, /* Allocatable */ |
| 5261 | .BaseClass: false, |
| 5262 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2065]) - 149 * sizeof(MCRegisterClass), |
| 5263 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[1]) - 149 * sizeof(MCRegisterClass), |
| 5264 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5265 | .AllocationPriority: 4, |
| 5266 | .GlobalPriority: false, |
| 5267 | .TSFlags: 0x0d, /* TSFlags */ |
| 5268 | .SpillStackID: 0, /* SpillStackID */ |
| 5269 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5270 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5271 | offsetof(RISCVRegisterClassStorage, SuperClasses[617]) - 149 * sizeof(MCRegisterClass), |
| 5272 | .SuperClassesSize: 1 |
| 5273 | }, |
| 5274 | { |
| 5275 | offsetof(RISCVRegisterClassStorage, Regs[2274]) - 150 * sizeof(MCRegisterClass), |
| 5276 | offsetof(RISCVRegisterClassStorage, BitSets[415]) - 150 * sizeof(MCRegisterClass), |
| 5277 | .NameIdx: 331, |
| 5278 | .RegSizeInBits: 512, |
| 5279 | .RegsSize: 1, |
| 5280 | .RegSetBegin: 537, /* MinRegVal */ |
| 5281 | .RegSetSize: 1, /* RegSetSize */ |
| 5282 | .ID: RISCV::VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID, |
| 5283 | .CopyCost: 8, /* CopyCost */ |
| 5284 | .Allocatable: true, /* Allocatable */ |
| 5285 | .BaseClass: false, |
| 5286 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2070]) - 150 * sizeof(MCRegisterClass), |
| 5287 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[100]) - 150 * sizeof(MCRegisterClass), |
| 5288 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5289 | .AllocationPriority: 2, |
| 5290 | .GlobalPriority: false, |
| 5291 | .TSFlags: 0x1b, /* TSFlags */ |
| 5292 | .SpillStackID: 0, /* SpillStackID */ |
| 5293 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5294 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5295 | offsetof(RISCVRegisterClassStorage, SuperClasses[618]) - 150 * sizeof(MCRegisterClass), |
| 5296 | .SuperClassesSize: 1 |
| 5297 | }, |
| 5298 | { |
| 5299 | offsetof(RISCVRegisterClassStorage, Regs[2275]) - 151 * sizeof(MCRegisterClass), |
| 5300 | offsetof(RISCVRegisterClassStorage, BitSets[416]) - 151 * sizeof(MCRegisterClass), |
| 5301 | .NameIdx: 190, |
| 5302 | .RegSizeInBits: 512, |
| 5303 | .RegsSize: 1, |
| 5304 | .RegSetBegin: 643, /* MinRegVal */ |
| 5305 | .RegSetSize: 1, /* RegSetSize */ |
| 5306 | .ID: RISCV::VRN8M1_with_sub_vrm1_0_in_VMV0RegClassID, |
| 5307 | .CopyCost: 8, /* CopyCost */ |
| 5308 | .Allocatable: true, /* Allocatable */ |
| 5309 | .BaseClass: false, |
| 5310 | offsetof(RISCVRegisterClassStorage, SubClassMasks[2080]) - 151 * sizeof(MCRegisterClass), |
| 5311 | offsetof(RISCVRegisterClassStorage, SuperRegIdxSeqs[61]) - 151 * sizeof(MCRegisterClass), |
| 5312 | .LaneMask: LaneBitmask(0x00000000000001FE), |
| 5313 | .AllocationPriority: 0, |
| 5314 | .GlobalPriority: false, |
| 5315 | .TSFlags: 0x39, /* TSFlags */ |
| 5316 | .SpillStackID: 0, /* SpillStackID */ |
| 5317 | .HasDisjunctSubRegs: true, /* HasDisjunctSubRegs */ |
| 5318 | .CoveredBySubRegs: true, /* CoveredBySubRegs */ |
| 5319 | offsetof(RISCVRegisterClassStorage, SuperClasses[619]) - 151 * sizeof(MCRegisterClass), |
| 5320 | .SuperClassesSize: 1 |
| 5321 | }, |
| 5322 | }, |
| 5323 | .Regs: { |
| 5324 | /* 0 */ RISCV::M1, RISCV::M2, RISCV::M3, RISCV::M4, RISCV::M5, RISCV::M6, RISCV::M7, RISCV::M0, |
| 5325 | /* 8 */ RISCV::M0, |
| 5326 | /* 9 */ RISCV::F15_H, RISCV::F14_H, RISCV::F13_H, RISCV::F12_H, RISCV::F11_H, RISCV::F10_H, RISCV::F0_H, RISCV::F1_H, RISCV::F2_H, RISCV::F3_H, RISCV::F4_H, RISCV::F5_H, RISCV::F6_H, RISCV::F7_H, RISCV::F16_H, RISCV::F17_H, RISCV::F28_H, RISCV::F29_H, RISCV::F30_H, RISCV::F31_H, RISCV::F8_H, RISCV::F9_H, RISCV::F18_H, RISCV::F19_H, RISCV::F20_H, RISCV::F21_H, RISCV::F22_H, RISCV::F23_H, RISCV::F24_H, RISCV::F25_H, RISCV::F26_H, RISCV::F27_H, |
| 5327 | /* 41 */ RISCV::X10_H, RISCV::X11_H, RISCV::X12_H, RISCV::X13_H, RISCV::X14_H, RISCV::X15_H, RISCV::X16_H, RISCV::X17_H, RISCV::X5_H, RISCV::X6_H, RISCV::X7_H, RISCV::X28_H, RISCV::X29_H, RISCV::X30_H, RISCV::X31_H, RISCV::X8_H, RISCV::X9_H, RISCV::X18_H, RISCV::X19_H, RISCV::X20_H, RISCV::X21_H, RISCV::X22_H, RISCV::X23_H, RISCV::X24_H, RISCV::X25_H, RISCV::X26_H, RISCV::X27_H, RISCV::X0_H, RISCV::X1_H, RISCV::X2_H, RISCV::X3_H, RISCV::X4_H, |
| 5328 | /* 73 */ RISCV::X10_H, RISCV::X11_H, RISCV::X12_H, RISCV::X13_H, RISCV::X14_H, RISCV::X15_H, RISCV::X16_H, RISCV::X17_H, RISCV::X5_H, RISCV::X6_H, RISCV::X7_H, RISCV::X28_H, RISCV::X29_H, RISCV::X30_H, RISCV::X31_H, RISCV::X8_H, RISCV::X9_H, RISCV::X18_H, RISCV::X19_H, RISCV::X20_H, RISCV::X21_H, RISCV::X22_H, RISCV::X23_H, RISCV::X24_H, RISCV::X25_H, RISCV::X26_H, RISCV::X27_H, RISCV::X1_H, RISCV::X2_H, RISCV::X3_H, RISCV::X4_H, |
| 5329 | /* 104 */ RISCV::F15_H, RISCV::F14_H, RISCV::F13_H, RISCV::F12_H, RISCV::F11_H, RISCV::F10_H, RISCV::F8_H, RISCV::F9_H, |
| 5330 | /* 112 */ RISCV::X10_H, RISCV::X11_H, RISCV::X12_H, RISCV::X13_H, RISCV::X14_H, RISCV::X15_H, RISCV::X8_H, RISCV::X9_H, |
| 5331 | /* 120 */ RISCV::X0_H, |
| 5332 | /* 121 */ RISCV::F15_F, RISCV::F14_F, RISCV::F13_F, RISCV::F12_F, RISCV::F11_F, RISCV::F10_F, RISCV::F0_F, RISCV::F1_F, RISCV::F2_F, RISCV::F3_F, RISCV::F4_F, RISCV::F5_F, RISCV::F6_F, RISCV::F7_F, RISCV::F16_F, RISCV::F17_F, RISCV::F28_F, RISCV::F29_F, RISCV::F30_F, RISCV::F31_F, RISCV::F8_F, RISCV::F9_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, |
| 5333 | /* 153 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, |
| 5334 | /* 185 */ RISCV::X10_W, RISCV::X11_W, RISCV::X12_W, RISCV::X13_W, RISCV::X14_W, RISCV::X15_W, RISCV::X16_W, RISCV::X17_W, RISCV::X5_W, RISCV::X6_W, RISCV::X7_W, RISCV::X28_W, RISCV::X29_W, RISCV::X30_W, RISCV::X31_W, RISCV::X8_W, RISCV::X9_W, RISCV::X18_W, RISCV::X19_W, RISCV::X20_W, RISCV::X21_W, RISCV::X22_W, RISCV::X23_W, RISCV::X24_W, RISCV::X25_W, RISCV::X26_W, RISCV::X27_W, RISCV::X0_W, RISCV::X1_W, RISCV::X2_W, RISCV::X3_W, RISCV::X4_W, |
| 5335 | /* 217 */ RISCV::X10_W, RISCV::X11_W, RISCV::X12_W, RISCV::X13_W, RISCV::X14_W, RISCV::X15_W, RISCV::X16_W, RISCV::X17_W, RISCV::X5_W, RISCV::X6_W, RISCV::X7_W, RISCV::X28_W, RISCV::X29_W, RISCV::X30_W, RISCV::X31_W, RISCV::X8_W, RISCV::X9_W, RISCV::X18_W, RISCV::X19_W, RISCV::X20_W, RISCV::X21_W, RISCV::X22_W, RISCV::X23_W, RISCV::X24_W, RISCV::X25_W, RISCV::X26_W, RISCV::X27_W, RISCV::X1_W, RISCV::X2_W, RISCV::X3_W, RISCV::X4_W, |
| 5336 | /* 248 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, |
| 5337 | /* 279 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X3, RISCV::X4, |
| 5338 | /* 310 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, |
| 5339 | /* 341 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X3, RISCV::X4, |
| 5340 | /* 371 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, |
| 5341 | /* 401 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X3, RISCV::X4, |
| 5342 | /* 431 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X3, RISCV::X4, |
| 5343 | /* 460 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, |
| 5344 | /* 486 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, |
| 5345 | /* 511 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, |
| 5346 | /* 536 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, |
| 5347 | /* 560 */ RISCV::T0, RISCV::T1, RISCV::T2, RISCV::T3, RISCV::T4, RISCV::T5, RISCV::T6, RISCV::T7, RISCV::T8, RISCV::T9, RISCV::T10, RISCV::T11, RISCV::T12, RISCV::T13, RISCV::T14, RISCV::T15, |
| 5348 | /* 576 */ RISCV::X6, RISCV::X7, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, |
| 5349 | /* 590 */ RISCV::X6, RISCV::X7, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, |
| 5350 | /* 603 */ RISCV::X6, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, |
| 5351 | /* 616 */ RISCV::X6, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, |
| 5352 | /* 628 */ RISCV::F15_F, RISCV::F14_F, RISCV::F13_F, RISCV::F12_F, RISCV::F11_F, RISCV::F10_F, RISCV::F8_F, RISCV::F9_F, |
| 5353 | /* 636 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X8, RISCV::X9, |
| 5354 | /* 644 */ RISCV::X10_W, RISCV::X11_W, RISCV::X12_W, RISCV::X13_W, RISCV::X14_W, RISCV::X15_W, RISCV::X8_W, RISCV::X9_W, |
| 5355 | /* 652 */ RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, |
| 5356 | /* 660 */ RISCV::T0, RISCV::T2, RISCV::T4, RISCV::T6, RISCV::T8, RISCV::T10, RISCV::T12, RISCV::T14, |
| 5357 | /* 668 */ RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, |
| 5358 | /* 674 */ RISCV::T0, RISCV::T4, RISCV::T8, RISCV::T12, |
| 5359 | /* 678 */ RISCV::VTYPE, RISCV::VL, RISCV::VLENB, |
| 5360 | /* 681 */ RISCV::X8, RISCV::X9, |
| 5361 | /* 683 */ RISCV::X1, RISCV::X5, |
| 5362 | /* 685 */ RISCV::X0_W, |
| 5363 | /* 686 */ RISCV::X0, |
| 5364 | /* 687 */ RISCV::X1, |
| 5365 | /* 688 */ RISCV::X5, |
| 5366 | /* 689 */ RISCV::X7, |
| 5367 | /* 690 */ RISCV::X2, |
| 5368 | /* 691 */ RISCV::SF_VCIX_STATE, |
| 5369 | /* 692 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X0_Pair, RISCV::X2_X3, RISCV::X4_X5, |
| 5370 | /* 708 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X2_X3, RISCV::X4_X5, |
| 5371 | /* 723 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X0_Pair, RISCV::X4_X5, |
| 5372 | /* 738 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X2_X3, RISCV::X4_X5, |
| 5373 | /* 752 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X4_X5, |
| 5374 | /* 766 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, |
| 5375 | /* 779 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X4_X5, |
| 5376 | /* 792 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, |
| 5377 | /* 804 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, |
| 5378 | /* 816 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, |
| 5379 | /* 827 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, |
| 5380 | /* 834 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, |
| 5381 | /* 840 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, RISCV::X30_X31, |
| 5382 | /* 846 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, |
| 5383 | /* 851 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X8_X9, |
| 5384 | /* 855 */ RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, |
| 5385 | /* 859 */ RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, |
| 5386 | /* 862 */ RISCV::X4_X5, |
| 5387 | /* 863 */ RISCV::X6_X7, |
| 5388 | /* 864 */ RISCV::X0_Pair, |
| 5389 | /* 865 */ RISCV::X8_X9, |
| 5390 | /* 866 */ RISCV::X2_X3, |
| 5391 | /* 867 */ RISCV::F15_D, RISCV::F14_D, RISCV::F13_D, RISCV::F12_D, RISCV::F11_D, RISCV::F10_D, RISCV::F0_D, RISCV::F1_D, RISCV::F2_D, RISCV::F3_D, RISCV::F4_D, RISCV::F5_D, RISCV::F6_D, RISCV::F7_D, RISCV::F16_D, RISCV::F17_D, RISCV::F28_D, RISCV::F29_D, RISCV::F30_D, RISCV::F31_D, RISCV::F8_D, RISCV::F9_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, |
| 5392 | /* 899 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, |
| 5393 | /* 931 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X0_Y, RISCV::X1_Y, RISCV::X2_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5394 | /* 963 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, |
| 5395 | /* 995 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, |
| 5396 | /* 1027 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, |
| 5397 | /* 1059 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, |
| 5398 | /* 1091 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, |
| 5399 | /* 1122 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X1_Y, RISCV::X2_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5400 | /* 1153 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X0_Y, RISCV::X1_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5401 | /* 1184 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X0_Y, RISCV::X1_Y, RISCV::X2_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5402 | /* 1215 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, |
| 5403 | /* 1246 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, |
| 5404 | /* 1277 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, |
| 5405 | /* 1308 */ RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, |
| 5406 | /* 1339 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X1_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5407 | /* 1369 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X1_Y, RISCV::X2_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5408 | /* 1399 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X0_Y, RISCV::X1_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5409 | /* 1429 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X5_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, RISCV::X1_Y, RISCV::X3_Y, RISCV::X4_Y, |
| 5410 | /* 1458 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, |
| 5411 | /* 1484 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, |
| 5412 | /* 1509 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, |
| 5413 | /* 1534 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, RISCV::X24_Y, RISCV::X25_Y, RISCV::X26_Y, RISCV::X27_Y, |
| 5414 | /* 1558 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, |
| 5415 | /* 1572 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X7_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, |
| 5416 | /* 1585 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, RISCV::X31_Y, |
| 5417 | /* 1598 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X16_Y, RISCV::X17_Y, RISCV::X6_Y, RISCV::X28_Y, RISCV::X29_Y, RISCV::X30_Y, |
| 5418 | /* 1610 */ RISCV::F15_D, RISCV::F14_D, RISCV::F13_D, RISCV::F12_D, RISCV::F11_D, RISCV::F10_D, RISCV::F8_D, RISCV::F9_D, |
| 5419 | /* 1618 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, RISCV::X8_Y, RISCV::X9_Y, |
| 5420 | /* 1626 */ RISCV::X8_Y, RISCV::X9_Y, RISCV::X18_Y, RISCV::X19_Y, RISCV::X20_Y, RISCV::X21_Y, RISCV::X22_Y, RISCV::X23_Y, |
| 5421 | /* 1634 */ RISCV::X10_Y, RISCV::X11_Y, RISCV::X12_Y, RISCV::X13_Y, RISCV::X14_Y, RISCV::X15_Y, |
| 5422 | /* 1640 */ RISCV::X8_Y, RISCV::X9_Y, |
| 5423 | /* 1642 */ RISCV::X5_Y, RISCV::X1_Y, |
| 5424 | /* 1644 */ RISCV::V0, |
| 5425 | /* 1645 */ RISCV::X0_Y, |
| 5426 | /* 1646 */ RISCV::X1_Y, |
| 5427 | /* 1647 */ RISCV::X5_Y, |
| 5428 | /* 1648 */ RISCV::X7_Y, |
| 5429 | /* 1649 */ RISCV::X2_Y, |
| 5430 | /* 1650 */ RISCV::V8_V9, RISCV::V9_V10, RISCV::V10_V11, RISCV::V11_V12, RISCV::V12_V13, RISCV::V13_V14, RISCV::V14_V15, RISCV::V15_V16, RISCV::V16_V17, RISCV::V17_V18, RISCV::V18_V19, RISCV::V19_V20, RISCV::V20_V21, RISCV::V21_V22, RISCV::V22_V23, RISCV::V23_V24, RISCV::V24_V25, RISCV::V25_V26, RISCV::V26_V27, RISCV::V27_V28, RISCV::V28_V29, RISCV::V29_V30, RISCV::V30_V31, RISCV::V1_V2, RISCV::V2_V3, RISCV::V3_V4, RISCV::V4_V5, RISCV::V5_V6, RISCV::V6_V7, RISCV::V7_V8, RISCV::V0_V1, |
| 5431 | /* 1681 */ RISCV::V8_V9, RISCV::V9_V10, RISCV::V10_V11, RISCV::V11_V12, RISCV::V12_V13, RISCV::V13_V14, RISCV::V14_V15, RISCV::V15_V16, RISCV::V16_V17, RISCV::V17_V18, RISCV::V18_V19, RISCV::V19_V20, RISCV::V20_V21, RISCV::V21_V22, RISCV::V22_V23, RISCV::V23_V24, RISCV::V24_V25, RISCV::V25_V26, RISCV::V26_V27, RISCV::V27_V28, RISCV::V28_V29, RISCV::V29_V30, RISCV::V30_V31, RISCV::V1_V2, RISCV::V2_V3, RISCV::V3_V4, RISCV::V4_V5, RISCV::V5_V6, RISCV::V6_V7, RISCV::V7_V8, |
| 5432 | /* 1711 */ RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V6M2, RISCV::V4M2, RISCV::V2M2, RISCV::V0M2, |
| 5433 | /* 1727 */ RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V6M2, RISCV::V4M2, RISCV::V2M2, |
| 5434 | /* 1742 */ RISCV::V0M2, |
| 5435 | /* 1743 */ RISCV::V0_V1, |
| 5436 | /* 1744 */ RISCV::F15_Q, RISCV::F14_Q, RISCV::F13_Q, RISCV::F12_Q, RISCV::F11_Q, RISCV::F10_Q, RISCV::F0_Q, RISCV::F1_Q, RISCV::F2_Q, RISCV::F3_Q, RISCV::F4_Q, RISCV::F5_Q, RISCV::F6_Q, RISCV::F7_Q, RISCV::F16_Q, RISCV::F17_Q, RISCV::F28_Q, RISCV::F29_Q, RISCV::F30_Q, RISCV::F31_Q, RISCV::F8_Q, RISCV::F9_Q, RISCV::F18_Q, RISCV::F19_Q, RISCV::F20_Q, RISCV::F21_Q, RISCV::F22_Q, RISCV::F23_Q, RISCV::F24_Q, RISCV::F25_Q, RISCV::F26_Q, RISCV::F27_Q, |
| 5437 | /* 1776 */ RISCV::F15_Q, RISCV::F14_Q, RISCV::F13_Q, RISCV::F12_Q, RISCV::F11_Q, RISCV::F10_Q, RISCV::F8_Q, RISCV::F9_Q, |
| 5438 | /* 1784 */ RISCV::V8_V9_V10, RISCV::V9_V10_V11, RISCV::V10_V11_V12, RISCV::V11_V12_V13, RISCV::V12_V13_V14, RISCV::V13_V14_V15, RISCV::V14_V15_V16, RISCV::V15_V16_V17, RISCV::V16_V17_V18, RISCV::V17_V18_V19, RISCV::V18_V19_V20, RISCV::V19_V20_V21, RISCV::V20_V21_V22, RISCV::V21_V22_V23, RISCV::V22_V23_V24, RISCV::V23_V24_V25, RISCV::V24_V25_V26, RISCV::V25_V26_V27, RISCV::V26_V27_V28, RISCV::V27_V28_V29, RISCV::V28_V29_V30, RISCV::V29_V30_V31, RISCV::V1_V2_V3, RISCV::V2_V3_V4, RISCV::V3_V4_V5, RISCV::V4_V5_V6, RISCV::V5_V6_V7, RISCV::V6_V7_V8, RISCV::V7_V8_V9, RISCV::V0_V1_V2, |
| 5439 | /* 1814 */ RISCV::V8_V9_V10, RISCV::V9_V10_V11, RISCV::V10_V11_V12, RISCV::V11_V12_V13, RISCV::V12_V13_V14, RISCV::V13_V14_V15, RISCV::V14_V15_V16, RISCV::V15_V16_V17, RISCV::V16_V17_V18, RISCV::V17_V18_V19, RISCV::V18_V19_V20, RISCV::V19_V20_V21, RISCV::V20_V21_V22, RISCV::V21_V22_V23, RISCV::V22_V23_V24, RISCV::V23_V24_V25, RISCV::V24_V25_V26, RISCV::V25_V26_V27, RISCV::V26_V27_V28, RISCV::V27_V28_V29, RISCV::V28_V29_V30, RISCV::V29_V30_V31, RISCV::V1_V2_V3, RISCV::V2_V3_V4, RISCV::V3_V4_V5, RISCV::V4_V5_V6, RISCV::V5_V6_V7, RISCV::V6_V7_V8, RISCV::V7_V8_V9, |
| 5440 | /* 1843 */ RISCV::V0_V1_V2, |
| 5441 | /* 1844 */ RISCV::V8_V9_V10_V11, RISCV::V9_V10_V11_V12, RISCV::V10_V11_V12_V13, RISCV::V11_V12_V13_V14, RISCV::V12_V13_V14_V15, RISCV::V13_V14_V15_V16, RISCV::V14_V15_V16_V17, RISCV::V15_V16_V17_V18, RISCV::V16_V17_V18_V19, RISCV::V17_V18_V19_V20, RISCV::V18_V19_V20_V21, RISCV::V19_V20_V21_V22, RISCV::V20_V21_V22_V23, RISCV::V21_V22_V23_V24, RISCV::V22_V23_V24_V25, RISCV::V23_V24_V25_V26, RISCV::V24_V25_V26_V27, RISCV::V25_V26_V27_V28, RISCV::V26_V27_V28_V29, RISCV::V27_V28_V29_V30, RISCV::V28_V29_V30_V31, RISCV::V1_V2_V3_V4, RISCV::V2_V3_V4_V5, RISCV::V3_V4_V5_V6, RISCV::V4_V5_V6_V7, RISCV::V5_V6_V7_V8, RISCV::V6_V7_V8_V9, RISCV::V7_V8_V9_V10, RISCV::V0_V1_V2_V3, |
| 5442 | /* 1873 */ RISCV::V8_V9_V10_V11, RISCV::V9_V10_V11_V12, RISCV::V10_V11_V12_V13, RISCV::V11_V12_V13_V14, RISCV::V12_V13_V14_V15, RISCV::V13_V14_V15_V16, RISCV::V14_V15_V16_V17, RISCV::V15_V16_V17_V18, RISCV::V16_V17_V18_V19, RISCV::V17_V18_V19_V20, RISCV::V18_V19_V20_V21, RISCV::V19_V20_V21_V22, RISCV::V20_V21_V22_V23, RISCV::V21_V22_V23_V24, RISCV::V22_V23_V24_V25, RISCV::V23_V24_V25_V26, RISCV::V24_V25_V26_V27, RISCV::V25_V26_V27_V28, RISCV::V26_V27_V28_V29, RISCV::V27_V28_V29_V30, RISCV::V28_V29_V30_V31, RISCV::V1_V2_V3_V4, RISCV::V2_V3_V4_V5, RISCV::V3_V4_V5_V6, RISCV::V4_V5_V6_V7, RISCV::V5_V6_V7_V8, RISCV::V6_V7_V8_V9, RISCV::V7_V8_V9_V10, |
| 5443 | /* 1901 */ RISCV::V8M2_V10M2, RISCV::V10M2_V12M2, RISCV::V12M2_V14M2, RISCV::V14M2_V16M2, RISCV::V16M2_V18M2, RISCV::V18M2_V20M2, RISCV::V20M2_V22M2, RISCV::V22M2_V24M2, RISCV::V24M2_V26M2, RISCV::V26M2_V28M2, RISCV::V28M2_V30M2, RISCV::V2M2_V4M2, RISCV::V4M2_V6M2, RISCV::V6M2_V8M2, RISCV::V0M2_V2M2, |
| 5444 | /* 1916 */ RISCV::V8M2_V10M2, RISCV::V10M2_V12M2, RISCV::V12M2_V14M2, RISCV::V14M2_V16M2, RISCV::V16M2_V18M2, RISCV::V18M2_V20M2, RISCV::V20M2_V22M2, RISCV::V22M2_V24M2, RISCV::V24M2_V26M2, RISCV::V26M2_V28M2, RISCV::V28M2_V30M2, RISCV::V2M2_V4M2, RISCV::V4M2_V6M2, RISCV::V6M2_V8M2, |
| 5445 | /* 1930 */ RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V4M4, RISCV::V0M4, |
| 5446 | /* 1938 */ RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V4M4, |
| 5447 | /* 1945 */ RISCV::V0M4, |
| 5448 | /* 1946 */ RISCV::V0M2_V2M2, |
| 5449 | /* 1947 */ RISCV::V0_V1_V2_V3, |
| 5450 | /* 1948 */ RISCV::F15_Q2, RISCV::F14_Q2, RISCV::F13_Q2, RISCV::F12_Q2, RISCV::F11_Q2, RISCV::F10_Q2, RISCV::F0_Q2, RISCV::F1_Q2, RISCV::F2_Q2, RISCV::F3_Q2, RISCV::F4_Q2, RISCV::F5_Q2, RISCV::F6_Q2, RISCV::F7_Q2, RISCV::F16_Q2, RISCV::F17_Q2, RISCV::F28_Q2, RISCV::F29_Q2, RISCV::F30_Q2, RISCV::F31_Q2, RISCV::F8_Q2, RISCV::F9_Q2, RISCV::F18_Q2, RISCV::F19_Q2, RISCV::F20_Q2, RISCV::F21_Q2, RISCV::F22_Q2, RISCV::F23_Q2, RISCV::F24_Q2, RISCV::F25_Q2, RISCV::F26_Q2, RISCV::F27_Q2, |
| 5451 | /* 1980 */ RISCV::F15_Q2, RISCV::F14_Q2, RISCV::F13_Q2, RISCV::F12_Q2, RISCV::F11_Q2, RISCV::F10_Q2, RISCV::F8_Q2, RISCV::F9_Q2, |
| 5452 | /* 1988 */ RISCV::V8_V9_V10_V11_V12, RISCV::V9_V10_V11_V12_V13, RISCV::V10_V11_V12_V13_V14, RISCV::V11_V12_V13_V14_V15, RISCV::V12_V13_V14_V15_V16, RISCV::V13_V14_V15_V16_V17, RISCV::V14_V15_V16_V17_V18, RISCV::V15_V16_V17_V18_V19, RISCV::V16_V17_V18_V19_V20, RISCV::V17_V18_V19_V20_V21, RISCV::V18_V19_V20_V21_V22, RISCV::V19_V20_V21_V22_V23, RISCV::V20_V21_V22_V23_V24, RISCV::V21_V22_V23_V24_V25, RISCV::V22_V23_V24_V25_V26, RISCV::V23_V24_V25_V26_V27, RISCV::V24_V25_V26_V27_V28, RISCV::V25_V26_V27_V28_V29, RISCV::V26_V27_V28_V29_V30, RISCV::V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5, RISCV::V2_V3_V4_V5_V6, RISCV::V3_V4_V5_V6_V7, RISCV::V4_V5_V6_V7_V8, RISCV::V5_V6_V7_V8_V9, RISCV::V6_V7_V8_V9_V10, RISCV::V7_V8_V9_V10_V11, RISCV::V0_V1_V2_V3_V4, |
| 5453 | /* 2016 */ RISCV::V8_V9_V10_V11_V12, RISCV::V9_V10_V11_V12_V13, RISCV::V10_V11_V12_V13_V14, RISCV::V11_V12_V13_V14_V15, RISCV::V12_V13_V14_V15_V16, RISCV::V13_V14_V15_V16_V17, RISCV::V14_V15_V16_V17_V18, RISCV::V15_V16_V17_V18_V19, RISCV::V16_V17_V18_V19_V20, RISCV::V17_V18_V19_V20_V21, RISCV::V18_V19_V20_V21_V22, RISCV::V19_V20_V21_V22_V23, RISCV::V20_V21_V22_V23_V24, RISCV::V21_V22_V23_V24_V25, RISCV::V22_V23_V24_V25_V26, RISCV::V23_V24_V25_V26_V27, RISCV::V24_V25_V26_V27_V28, RISCV::V25_V26_V27_V28_V29, RISCV::V26_V27_V28_V29_V30, RISCV::V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5, RISCV::V2_V3_V4_V5_V6, RISCV::V3_V4_V5_V6_V7, RISCV::V4_V5_V6_V7_V8, RISCV::V5_V6_V7_V8_V9, RISCV::V6_V7_V8_V9_V10, RISCV::V7_V8_V9_V10_V11, |
| 5454 | /* 2043 */ RISCV::V0_V1_V2_V3_V4, |
| 5455 | /* 2044 */ RISCV::V8_V9_V10_V11_V12_V13, RISCV::V9_V10_V11_V12_V13_V14, RISCV::V10_V11_V12_V13_V14_V15, RISCV::V11_V12_V13_V14_V15_V16, RISCV::V12_V13_V14_V15_V16_V17, RISCV::V13_V14_V15_V16_V17_V18, RISCV::V14_V15_V16_V17_V18_V19, RISCV::V15_V16_V17_V18_V19_V20, RISCV::V16_V17_V18_V19_V20_V21, RISCV::V17_V18_V19_V20_V21_V22, RISCV::V18_V19_V20_V21_V22_V23, RISCV::V19_V20_V21_V22_V23_V24, RISCV::V20_V21_V22_V23_V24_V25, RISCV::V21_V22_V23_V24_V25_V26, RISCV::V22_V23_V24_V25_V26_V27, RISCV::V23_V24_V25_V26_V27_V28, RISCV::V24_V25_V26_V27_V28_V29, RISCV::V25_V26_V27_V28_V29_V30, RISCV::V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6, RISCV::V2_V3_V4_V5_V6_V7, RISCV::V3_V4_V5_V6_V7_V8, RISCV::V4_V5_V6_V7_V8_V9, RISCV::V5_V6_V7_V8_V9_V10, RISCV::V6_V7_V8_V9_V10_V11, RISCV::V7_V8_V9_V10_V11_V12, RISCV::V0_V1_V2_V3_V4_V5, |
| 5456 | /* 2071 */ RISCV::V8_V9_V10_V11_V12_V13, RISCV::V9_V10_V11_V12_V13_V14, RISCV::V10_V11_V12_V13_V14_V15, RISCV::V11_V12_V13_V14_V15_V16, RISCV::V12_V13_V14_V15_V16_V17, RISCV::V13_V14_V15_V16_V17_V18, RISCV::V14_V15_V16_V17_V18_V19, RISCV::V15_V16_V17_V18_V19_V20, RISCV::V16_V17_V18_V19_V20_V21, RISCV::V17_V18_V19_V20_V21_V22, RISCV::V18_V19_V20_V21_V22_V23, RISCV::V19_V20_V21_V22_V23_V24, RISCV::V20_V21_V22_V23_V24_V25, RISCV::V21_V22_V23_V24_V25_V26, RISCV::V22_V23_V24_V25_V26_V27, RISCV::V23_V24_V25_V26_V27_V28, RISCV::V24_V25_V26_V27_V28_V29, RISCV::V25_V26_V27_V28_V29_V30, RISCV::V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6, RISCV::V2_V3_V4_V5_V6_V7, RISCV::V3_V4_V5_V6_V7_V8, RISCV::V4_V5_V6_V7_V8_V9, RISCV::V5_V6_V7_V8_V9_V10, RISCV::V6_V7_V8_V9_V10_V11, RISCV::V7_V8_V9_V10_V11_V12, |
| 5457 | /* 2097 */ RISCV::V8M2_V10M2_V12M2, RISCV::V10M2_V12M2_V14M2, RISCV::V12M2_V14M2_V16M2, RISCV::V14M2_V16M2_V18M2, RISCV::V16M2_V18M2_V20M2, RISCV::V18M2_V20M2_V22M2, RISCV::V20M2_V22M2_V24M2, RISCV::V22M2_V24M2_V26M2, RISCV::V24M2_V26M2_V28M2, RISCV::V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2, RISCV::V4M2_V6M2_V8M2, RISCV::V6M2_V8M2_V10M2, RISCV::V0M2_V2M2_V4M2, |
| 5458 | /* 2111 */ RISCV::V8M2_V10M2_V12M2, RISCV::V10M2_V12M2_V14M2, RISCV::V12M2_V14M2_V16M2, RISCV::V14M2_V16M2_V18M2, RISCV::V16M2_V18M2_V20M2, RISCV::V18M2_V20M2_V22M2, RISCV::V20M2_V22M2_V24M2, RISCV::V22M2_V24M2_V26M2, RISCV::V24M2_V26M2_V28M2, RISCV::V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2, RISCV::V4M2_V6M2_V8M2, RISCV::V6M2_V8M2_V10M2, |
| 5459 | /* 2124 */ RISCV::V0M2_V2M2_V4M2, |
| 5460 | /* 2125 */ RISCV::V0_V1_V2_V3_V4_V5, |
| 5461 | /* 2126 */ RISCV::V8_V9_V10_V11_V12_V13_V14, RISCV::V9_V10_V11_V12_V13_V14_V15, RISCV::V10_V11_V12_V13_V14_V15_V16, RISCV::V11_V12_V13_V14_V15_V16_V17, RISCV::V12_V13_V14_V15_V16_V17_V18, RISCV::V13_V14_V15_V16_V17_V18_V19, RISCV::V14_V15_V16_V17_V18_V19_V20, RISCV::V15_V16_V17_V18_V19_V20_V21, RISCV::V16_V17_V18_V19_V20_V21_V22, RISCV::V17_V18_V19_V20_V21_V22_V23, RISCV::V18_V19_V20_V21_V22_V23_V24, RISCV::V19_V20_V21_V22_V23_V24_V25, RISCV::V20_V21_V22_V23_V24_V25_V26, RISCV::V21_V22_V23_V24_V25_V26_V27, RISCV::V22_V23_V24_V25_V26_V27_V28, RISCV::V23_V24_V25_V26_V27_V28_V29, RISCV::V24_V25_V26_V27_V28_V29_V30, RISCV::V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7, RISCV::V2_V3_V4_V5_V6_V7_V8, RISCV::V3_V4_V5_V6_V7_V8_V9, RISCV::V4_V5_V6_V7_V8_V9_V10, RISCV::V5_V6_V7_V8_V9_V10_V11, RISCV::V6_V7_V8_V9_V10_V11_V12, RISCV::V7_V8_V9_V10_V11_V12_V13, RISCV::V0_V1_V2_V3_V4_V5_V6, |
| 5462 | /* 2152 */ RISCV::V8_V9_V10_V11_V12_V13_V14, RISCV::V9_V10_V11_V12_V13_V14_V15, RISCV::V10_V11_V12_V13_V14_V15_V16, RISCV::V11_V12_V13_V14_V15_V16_V17, RISCV::V12_V13_V14_V15_V16_V17_V18, RISCV::V13_V14_V15_V16_V17_V18_V19, RISCV::V14_V15_V16_V17_V18_V19_V20, RISCV::V15_V16_V17_V18_V19_V20_V21, RISCV::V16_V17_V18_V19_V20_V21_V22, RISCV::V17_V18_V19_V20_V21_V22_V23, RISCV::V18_V19_V20_V21_V22_V23_V24, RISCV::V19_V20_V21_V22_V23_V24_V25, RISCV::V20_V21_V22_V23_V24_V25_V26, RISCV::V21_V22_V23_V24_V25_V26_V27, RISCV::V22_V23_V24_V25_V26_V27_V28, RISCV::V23_V24_V25_V26_V27_V28_V29, RISCV::V24_V25_V26_V27_V28_V29_V30, RISCV::V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7, RISCV::V2_V3_V4_V5_V6_V7_V8, RISCV::V3_V4_V5_V6_V7_V8_V9, RISCV::V4_V5_V6_V7_V8_V9_V10, RISCV::V5_V6_V7_V8_V9_V10_V11, RISCV::V6_V7_V8_V9_V10_V11_V12, RISCV::V7_V8_V9_V10_V11_V12_V13, |
| 5463 | /* 2177 */ RISCV::V0_V1_V2_V3_V4_V5_V6, |
| 5464 | /* 2178 */ RISCV::V8_V9_V10_V11_V12_V13_V14_V15, RISCV::V9_V10_V11_V12_V13_V14_V15_V16, RISCV::V10_V11_V12_V13_V14_V15_V16_V17, RISCV::V11_V12_V13_V14_V15_V16_V17_V18, RISCV::V12_V13_V14_V15_V16_V17_V18_V19, RISCV::V13_V14_V15_V16_V17_V18_V19_V20, RISCV::V14_V15_V16_V17_V18_V19_V20_V21, RISCV::V15_V16_V17_V18_V19_V20_V21_V22, RISCV::V16_V17_V18_V19_V20_V21_V22_V23, RISCV::V17_V18_V19_V20_V21_V22_V23_V24, RISCV::V18_V19_V20_V21_V22_V23_V24_V25, RISCV::V19_V20_V21_V22_V23_V24_V25_V26, RISCV::V20_V21_V22_V23_V24_V25_V26_V27, RISCV::V21_V22_V23_V24_V25_V26_V27_V28, RISCV::V22_V23_V24_V25_V26_V27_V28_V29, RISCV::V23_V24_V25_V26_V27_V28_V29_V30, RISCV::V24_V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7_V8, RISCV::V2_V3_V4_V5_V6_V7_V8_V9, RISCV::V3_V4_V5_V6_V7_V8_V9_V10, RISCV::V4_V5_V6_V7_V8_V9_V10_V11, RISCV::V5_V6_V7_V8_V9_V10_V11_V12, RISCV::V6_V7_V8_V9_V10_V11_V12_V13, RISCV::V7_V8_V9_V10_V11_V12_V13_V14, RISCV::V0_V1_V2_V3_V4_V5_V6_V7, |
| 5465 | /* 2203 */ RISCV::V8_V9_V10_V11_V12_V13_V14_V15, RISCV::V9_V10_V11_V12_V13_V14_V15_V16, RISCV::V10_V11_V12_V13_V14_V15_V16_V17, RISCV::V11_V12_V13_V14_V15_V16_V17_V18, RISCV::V12_V13_V14_V15_V16_V17_V18_V19, RISCV::V13_V14_V15_V16_V17_V18_V19_V20, RISCV::V14_V15_V16_V17_V18_V19_V20_V21, RISCV::V15_V16_V17_V18_V19_V20_V21_V22, RISCV::V16_V17_V18_V19_V20_V21_V22_V23, RISCV::V17_V18_V19_V20_V21_V22_V23_V24, RISCV::V18_V19_V20_V21_V22_V23_V24_V25, RISCV::V19_V20_V21_V22_V23_V24_V25_V26, RISCV::V20_V21_V22_V23_V24_V25_V26_V27, RISCV::V21_V22_V23_V24_V25_V26_V27_V28, RISCV::V22_V23_V24_V25_V26_V27_V28_V29, RISCV::V23_V24_V25_V26_V27_V28_V29_V30, RISCV::V24_V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7_V8, RISCV::V2_V3_V4_V5_V6_V7_V8_V9, RISCV::V3_V4_V5_V6_V7_V8_V9_V10, RISCV::V4_V5_V6_V7_V8_V9_V10_V11, RISCV::V5_V6_V7_V8_V9_V10_V11_V12, RISCV::V6_V7_V8_V9_V10_V11_V12_V13, RISCV::V7_V8_V9_V10_V11_V12_V13_V14, |
| 5466 | /* 2227 */ RISCV::V8M2_V10M2_V12M2_V14M2, RISCV::V10M2_V12M2_V14M2_V16M2, RISCV::V12M2_V14M2_V16M2_V18M2, RISCV::V14M2_V16M2_V18M2_V20M2, RISCV::V16M2_V18M2_V20M2_V22M2, RISCV::V18M2_V20M2_V22M2_V24M2, RISCV::V20M2_V22M2_V24M2_V26M2, RISCV::V22M2_V24M2_V26M2_V28M2, RISCV::V24M2_V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2_V8M2, RISCV::V4M2_V6M2_V8M2_V10M2, RISCV::V6M2_V8M2_V10M2_V12M2, RISCV::V0M2_V2M2_V4M2_V6M2, |
| 5467 | /* 2240 */ RISCV::V8M2_V10M2_V12M2_V14M2, RISCV::V10M2_V12M2_V14M2_V16M2, RISCV::V12M2_V14M2_V16M2_V18M2, RISCV::V14M2_V16M2_V18M2_V20M2, RISCV::V16M2_V18M2_V20M2_V22M2, RISCV::V18M2_V20M2_V22M2_V24M2, RISCV::V20M2_V22M2_V24M2_V26M2, RISCV::V22M2_V24M2_V26M2_V28M2, RISCV::V24M2_V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2_V8M2, RISCV::V4M2_V6M2_V8M2_V10M2, RISCV::V6M2_V8M2_V10M2_V12M2, |
| 5468 | /* 2252 */ RISCV::V8M4_V12M4, RISCV::V12M4_V16M4, RISCV::V16M4_V20M4, RISCV::V20M4_V24M4, RISCV::V24M4_V28M4, RISCV::V4M4_V8M4, RISCV::V0M4_V4M4, |
| 5469 | /* 2259 */ RISCV::V8M4_V12M4, RISCV::V12M4_V16M4, RISCV::V16M4_V20M4, RISCV::V20M4_V24M4, RISCV::V24M4_V28M4, RISCV::V4M4_V8M4, |
| 5470 | /* 2265 */ RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, RISCV::V0M8, |
| 5471 | /* 2269 */ RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, |
| 5472 | /* 2272 */ RISCV::V0M8, |
| 5473 | /* 2273 */ RISCV::V0M4_V4M4, |
| 5474 | /* 2274 */ RISCV::V0M2_V2M2_V4M2_V6M2, |
| 5475 | /* 2275 */ RISCV::V0_V1_V2_V3_V4_V5_V6_V7, |
| 5476 | }, |
| 5477 | .BitSets: { |
| 5478 | /* 0 */ 0xff, |
| 5479 | /* 1 */ 0x01, |
| 5480 | /* 2 */ 0xff, 0xff, 0xff, 0xff, |
| 5481 | /* 6 */ 0xff, 0xff, 0xff, 0xff, |
| 5482 | /* 10 */ 0xff, 0xff, 0xff, 0x7f, |
| 5483 | /* 14 */ 0xff, |
| 5484 | /* 15 */ 0xff, |
| 5485 | /* 16 */ 0x01, |
| 5486 | /* 17 */ 0xff, 0xff, 0xff, 0xff, |
| 5487 | /* 21 */ 0xff, 0xff, 0xff, 0xff, |
| 5488 | /* 25 */ 0xff, 0xff, 0xff, 0xff, |
| 5489 | /* 29 */ 0xff, 0xff, 0xff, 0x7f, |
| 5490 | /* 33 */ 0xff, 0xff, 0xff, 0x7f, |
| 5491 | /* 37 */ 0xfb, 0xff, 0xff, 0xff, |
| 5492 | /* 41 */ 0xff, 0xff, 0xff, 0x7f, |
| 5493 | /* 45 */ 0xfd, 0xff, 0xff, 0x7f, |
| 5494 | /* 49 */ 0xff, 0xff, 0xff, 0x3f, |
| 5495 | /* 53 */ 0xfb, 0xff, 0xff, 0x7f, |
| 5496 | /* 57 */ 0xfd, 0xff, 0xff, 0x3f, |
| 5497 | /* 61 */ 0xff, 0xff, 0xff, 0x03, |
| 5498 | /* 65 */ 0xfd, 0xff, 0xff, 0x03, |
| 5499 | /* 69 */ 0xff, 0xff, 0xff, 0x01, |
| 5500 | /* 73 */ 0xfd, 0xff, 0xff, 0x01, |
| 5501 | /* 77 */ 0xff, 0xff, |
| 5502 | /* 79 */ 0xf3, 0x0f, 0xc0, 0x03, |
| 5503 | /* 83 */ 0xf3, 0x0f, 0xc0, 0x01, |
| 5504 | /* 87 */ 0xf1, 0x0f, 0xc0, 0x03, |
| 5505 | /* 91 */ 0xf1, 0x0f, 0xc0, 0x01, |
| 5506 | /* 95 */ 0xff, |
| 5507 | /* 96 */ 0xff, |
| 5508 | /* 97 */ 0xff, |
| 5509 | /* 98 */ 0x03, 0xfc, |
| 5510 | /* 100 */ 0x55, 0x55, |
| 5511 | /* 102 */ 0x3f, |
| 5512 | /* 103 */ 0x11, 0x11, |
| 5513 | /* 105 */ 0x07, |
| 5514 | /* 106 */ 0x03, |
| 5515 | /* 107 */ 0x11, |
| 5516 | /* 108 */ 0x01, |
| 5517 | /* 109 */ 0x01, |
| 5518 | /* 110 */ 0x01, |
| 5519 | /* 111 */ 0x01, |
| 5520 | /* 112 */ 0x01, |
| 5521 | /* 113 */ 0x01, |
| 5522 | /* 114 */ 0x01, |
| 5523 | /* 115 */ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x0f, |
| 5524 | /* 133 */ 0xff, 0x7f, |
| 5525 | /* 135 */ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x0f, |
| 5526 | /* 153 */ 0xff, 0x3f, |
| 5527 | /* 155 */ 0xff, 0x3f, |
| 5528 | /* 157 */ 0xff, 0x1f, |
| 5529 | /* 159 */ 0xff, 0x1f, |
| 5530 | /* 161 */ 0xff, 0x0f, |
| 5531 | /* 163 */ 0xff, 0x0f, |
| 5532 | /* 165 */ 0xff, 0x07, |
| 5533 | /* 167 */ 0x3d, 0x18, |
| 5534 | /* 169 */ 0x3d, 0x08, |
| 5535 | /* 171 */ 0x0f, 0x06, |
| 5536 | /* 173 */ 0x0f, 0x02, |
| 5537 | /* 175 */ 0x0f, |
| 5538 | /* 176 */ 0xe1, |
| 5539 | /* 177 */ 0x07, |
| 5540 | /* 178 */ 0x01, |
| 5541 | /* 179 */ 0x01, |
| 5542 | /* 180 */ 0x01, |
| 5543 | /* 181 */ 0x01, |
| 5544 | /* 182 */ 0x01, |
| 5545 | /* 183 */ 0xff, 0xff, 0xff, 0xff, |
| 5546 | /* 187 */ 0xff, 0xff, 0xff, 0xff, |
| 5547 | /* 191 */ 0xff, 0xff, 0xff, 0xff, |
| 5548 | /* 195 */ 0xff, 0xff, 0xff, 0xff, |
| 5549 | /* 199 */ 0xff, 0xff, 0xff, 0xff, |
| 5550 | /* 203 */ 0xff, 0xff, 0xff, 0xff, |
| 5551 | /* 207 */ 0xff, 0xff, 0xff, 0xff, |
| 5552 | /* 211 */ 0xff, 0xff, 0xff, 0x7f, |
| 5553 | /* 215 */ 0xff, 0xff, 0xff, 0x7f, |
| 5554 | /* 219 */ 0xfb, 0xff, 0xff, 0xff, |
| 5555 | /* 223 */ 0xff, 0xff, 0xff, 0x7f, |
| 5556 | /* 227 */ 0xff, 0xff, 0xff, 0x7f, |
| 5557 | /* 231 */ 0xff, 0xff, 0xff, 0x7f, |
| 5558 | /* 235 */ 0xff, 0xff, 0xff, 0x7f, |
| 5559 | /* 239 */ 0xff, 0xff, 0xff, 0x7f, |
| 5560 | /* 243 */ 0xfd, 0xff, 0xff, 0x7f, |
| 5561 | /* 247 */ 0xff, 0xff, 0xff, 0x3f, |
| 5562 | /* 251 */ 0xfb, 0xff, 0xff, 0x7f, |
| 5563 | /* 255 */ 0xfd, 0xff, 0xff, 0x3f, |
| 5564 | /* 259 */ 0xff, 0xff, 0xff, 0x03, |
| 5565 | /* 263 */ 0xfd, 0xff, 0xff, 0x03, |
| 5566 | /* 267 */ 0xff, 0xff, 0xff, 0x01, |
| 5567 | /* 271 */ 0xfd, 0xff, 0xff, 0x01, |
| 5568 | /* 275 */ 0xf3, 0x0f, 0xc0, 0x03, |
| 5569 | /* 279 */ 0xf3, 0x0f, 0xc0, 0x01, |
| 5570 | /* 283 */ 0xf1, 0x0f, 0xc0, 0x03, |
| 5571 | /* 287 */ 0xf1, 0x0f, 0xc0, 0x01, |
| 5572 | /* 291 */ 0xff, |
| 5573 | /* 292 */ 0xff, |
| 5574 | /* 293 */ 0x03, 0xfc, |
| 5575 | /* 295 */ 0x3f, |
| 5576 | /* 296 */ 0x03, |
| 5577 | /* 297 */ 0x11, |
| 5578 | /* 298 */ 0x01, |
| 5579 | /* 299 */ 0x01, |
| 5580 | /* 300 */ 0x01, |
| 5581 | /* 301 */ 0x01, |
| 5582 | /* 302 */ 0x01, |
| 5583 | /* 303 */ 0x01, |
| 5584 | /* 304 */ 0xff, 0xff, 0xff, 0x7f, |
| 5585 | /* 308 */ 0xff, 0xff, 0xff, 0x3f, |
| 5586 | /* 312 */ 0xd9, 0x6c, 0x36, 0x0b, |
| 5587 | /* 316 */ 0x9b, 0xcd, 0x66, 0x01, |
| 5588 | /* 320 */ 0x01, |
| 5589 | /* 321 */ 0x01, |
| 5590 | /* 322 */ 0xff, 0xff, 0xff, 0xff, |
| 5591 | /* 326 */ 0xff, |
| 5592 | /* 327 */ 0xff, 0xff, 0xff, 0x3f, |
| 5593 | /* 331 */ 0xff, 0xff, 0xff, 0x1f, |
| 5594 | /* 335 */ 0x01, |
| 5595 | /* 336 */ 0xff, 0xff, 0xff, 0x1f, |
| 5596 | /* 340 */ 0xff, 0xff, 0xff, 0x0f, |
| 5597 | /* 344 */ 0xff, 0x7f, |
| 5598 | /* 346 */ 0xff, 0x3f, |
| 5599 | /* 348 */ 0x91, 0x48, 0x24, 0x02, |
| 5600 | /* 352 */ 0x89, 0x44, 0x22, |
| 5601 | /* 355 */ 0x01, |
| 5602 | /* 356 */ 0x01, |
| 5603 | /* 357 */ 0x01, |
| 5604 | /* 358 */ 0xff, 0xff, 0xff, 0xff, |
| 5605 | /* 362 */ 0xff, |
| 5606 | /* 363 */ 0xff, 0xff, 0xff, 0x0f, |
| 5607 | /* 367 */ 0xff, 0xff, 0xff, 0x07, |
| 5608 | /* 371 */ 0x01, |
| 5609 | /* 372 */ 0xff, 0xff, 0xff, 0x07, |
| 5610 | /* 376 */ 0xff, 0xff, 0xff, 0x03, |
| 5611 | /* 380 */ 0xff, 0x3f, |
| 5612 | /* 382 */ 0xff, 0x1f, |
| 5613 | /* 384 */ 0x01, |
| 5614 | /* 385 */ 0x01, |
| 5615 | /* 386 */ 0xff, 0xff, 0xff, 0x03, |
| 5616 | /* 390 */ 0xff, 0xff, 0xff, 0x01, |
| 5617 | /* 394 */ 0x01, |
| 5618 | /* 395 */ 0xff, 0xff, 0xff, 0x01, |
| 5619 | /* 399 */ 0xff, 0xff, 0xff, |
| 5620 | /* 402 */ 0xff, 0x1f, |
| 5621 | /* 404 */ 0xff, 0x0f, |
| 5622 | /* 406 */ 0x7f, |
| 5623 | /* 407 */ 0x3f, |
| 5624 | /* 408 */ 0x81, 0x40, 0x20, |
| 5625 | /* 411 */ 0x81, 0x40, |
| 5626 | /* 413 */ 0x01, |
| 5627 | /* 414 */ 0x01, |
| 5628 | /* 415 */ 0x01, |
| 5629 | /* 416 */ 0x01, |
| 5630 | }, |
| 5631 | .SubClassMasks: { |
| 5632 | // 0 MR |
| 5633 | 0x00000003, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5634 | // 5 MR0 |
| 5635 | 0x00000002, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5636 | // 10 FPR16 |
| 5637 | 0x00000024, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5638 | 0x10000100, 0x00000000, 0x40000008, 0xc0030000, 0x00000000, // sub_16 |
| 5639 | // 20 GPRF16 |
| 5640 | 0x000000d8, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5641 | 0xef7ffe00, 0xffffeff2, 0xbffc3827, 0x000003ef, 0x00000000, // sub_16 |
| 5642 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_16 |
| 5643 | // 35 GPRF16NoX0 |
| 5644 | 0x00000050, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5645 | 0xef7d9800, 0xffff4f32, 0xbfec0806, 0x000003cf, 0x00000000, // sub_16 |
| 5646 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_16 |
| 5647 | // 50 FPR16C |
| 5648 | 0x00000020, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5649 | 0x10000000, 0x00000000, 0x40000000, 0x80020000, 0x00000000, // sub_16 |
| 5650 | // 60 GPRF16C |
| 5651 | 0x00000040, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5652 | 0x60000000, 0x28000012, 0x80000002, 0x00000006, 0x00000000, // sub_16 |
| 5653 | 0x00000000, 0x28000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_16 |
| 5654 | // 75 GPRF16X0 |
| 5655 | 0x00000080, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5656 | 0x00000000, 0x000000c0, 0x00000001, 0x00000020, 0x00000000, // sub_16 |
| 5657 | // 85 FPR32 |
| 5658 | 0x10000100, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5659 | 0x00000000, 0x00000000, 0x40000008, 0xc0030000, 0x00000000, // sub_32 |
| 5660 | // 95 GPR |
| 5661 | 0xaf7ff200, 0x00000fb2, 0x00000000, 0x00000000, 0x00000000, |
| 5662 | 0x00000000, 0x00000000, 0xbffc3820, 0x000003ef, 0x00000000, // sub_cap_addr |
| 5663 | 0x00000000, 0xffffe000, 0x00000007, 0x00000000, 0x00000000, // sub_gpr_even |
| 5664 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5665 | // 115 GPRF32 |
| 5666 | 0x40000c00, 0x00000040, 0x00000000, 0x00000000, 0x00000000, |
| 5667 | 0xaf7ff200, 0xffffefb2, 0xbffc3827, 0x000003ef, 0x00000000, // sub_32 |
| 5668 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_32 |
| 5669 | // 130 GPRF32NoX0 |
| 5670 | 0x40000800, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5671 | 0xaf7d9000, 0xffff4f32, 0xbfec0806, 0x000003cf, 0x00000000, // sub_32 |
| 5672 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_32 |
| 5673 | // 145 GPRNoX0 |
| 5674 | 0xaf7d9000, 0x00000f32, 0x00000000, 0x00000000, 0x00000000, |
| 5675 | 0x00000000, 0x00000000, 0xbfec0800, 0x000003cf, 0x00000000, // sub_cap_addr |
| 5676 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_even |
| 5677 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5678 | // 165 GPRNoX2 |
| 5679 | 0xaf7ea000, 0x000007b2, 0x00000000, 0x00000000, 0x00000000, |
| 5680 | 0x00000000, 0x00000000, 0xbff41000, 0x000001ef, 0x00000000, // sub_cap_addr |
| 5681 | 0x00000000, 0xfffe8000, 0x00000003, 0x00000000, 0x00000000, // sub_gpr_even |
| 5682 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5683 | // 185 GPRNoX31 |
| 5684 | 0xaa674000, 0x00000fb2, 0x00000000, 0x00000000, 0x00000000, |
| 5685 | 0x00000000, 0x00000000, 0xab382000, 0x000003ef, 0x00000000, // sub_cap_addr |
| 5686 | 0x00000000, 0xffffe000, 0x00000007, 0x00000000, 0x00000000, // sub_gpr_even |
| 5687 | 0x00000000, 0xfd690000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5688 | // 205 GPRNoX0X2 |
| 5689 | 0xaf7c8000, 0x00000732, 0x00000000, 0x00000000, 0x00000000, |
| 5690 | 0x00000000, 0x00000000, 0xbfe40000, 0x000001cf, 0x00000000, // sub_cap_addr |
| 5691 | 0x00000000, 0xfffe0000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5692 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5693 | // 225 GPRNoX0_and_GPRNoX31 |
| 5694 | 0xaa650000, 0x00000f32, 0x00000000, 0x00000000, 0x00000000, |
| 5695 | 0x00000000, 0x00000000, 0xab280000, 0x000003cf, 0x00000000, // sub_cap_addr |
| 5696 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_even |
| 5697 | 0x00000000, 0xfd690000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5698 | // 245 GPRNoX2_and_GPRNoX31 |
| 5699 | 0xaa660000, 0x000007b2, 0x00000000, 0x00000000, 0x00000000, |
| 5700 | 0x00000000, 0x00000000, 0xab300000, 0x000001ef, 0x00000000, // sub_cap_addr |
| 5701 | 0x00000000, 0xfffe8000, 0x00000003, 0x00000000, 0x00000000, // sub_gpr_even |
| 5702 | 0x00000000, 0xfd690000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5703 | // 265 GPRNoX0X2_and_GPRNoX31 |
| 5704 | 0xaa640000, 0x00000732, 0x00000000, 0x00000000, 0x00000000, |
| 5705 | 0x00000000, 0x00000000, 0xab200000, 0x000001cf, 0x00000000, // sub_cap_addr |
| 5706 | 0x00000000, 0xfffe0000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5707 | 0x00000000, 0xfd690000, 0x00000006, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5708 | // 285 GPRJALR |
| 5709 | 0xaf780000, 0x00000412, 0x00000000, 0x00000000, 0x00000000, |
| 5710 | 0x00000000, 0x00000000, 0xbfc00000, 0x00000107, 0x00000000, // sub_cap_addr |
| 5711 | 0x00000000, 0xbff40000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5712 | 0x00000000, 0xbff40000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5713 | // 305 GPRJALRNonX7 |
| 5714 | 0xac500000, 0x00000012, 0x00000000, 0x00000000, 0x00000000, |
| 5715 | 0x00000000, 0x00000000, 0xb2800000, 0x00000007, 0x00000000, // sub_cap_addr |
| 5716 | 0x00000000, 0xbff40000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5717 | 0x00000000, 0x3e500000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5718 | // 325 GPRJALR_and_GPRNoX31 |
| 5719 | 0xaa600000, 0x00000412, 0x00000000, 0x00000000, 0x00000000, |
| 5720 | 0x00000000, 0x00000000, 0xab000000, 0x00000107, 0x00000000, // sub_cap_addr |
| 5721 | 0x00000000, 0xbff40000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5722 | 0x00000000, 0xbd600000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5723 | // 345 GPRJALRNonX7_and_GPRNoX31 |
| 5724 | 0xa8400000, 0x00000012, 0x00000000, 0x00000000, 0x00000000, |
| 5725 | 0x00000000, 0x00000000, 0xa2000000, 0x00000007, 0x00000000, // sub_cap_addr |
| 5726 | 0x00000000, 0xbff40000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5727 | 0x00000000, 0x3c400000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5728 | // 365 TR |
| 5729 | 0x00800000, 0x00000005, 0x00000000, 0x00000000, 0x00000000, |
| 5730 | // 370 GPRTC |
| 5731 | 0x0f000000, 0x00000402, 0x00000000, 0x00000000, 0x00000000, |
| 5732 | 0x00000000, 0x00000000, 0x3c000000, 0x00000102, 0x00000000, // sub_cap_addr |
| 5733 | 0x00000000, 0xa7800000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_even |
| 5734 | 0x00000000, 0xa7800000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5735 | // 390 GPRNoX31_and_GPRTC |
| 5736 | 0x0a000000, 0x00000402, 0x00000000, 0x00000000, 0x00000000, |
| 5737 | 0x00000000, 0x00000000, 0x28000000, 0x00000102, 0x00000000, // sub_cap_addr |
| 5738 | 0x00000000, 0xa7800000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_even |
| 5739 | 0x00000000, 0xa5000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5740 | // 410 GPRTCNonX7 |
| 5741 | 0x0c000000, 0x00000002, 0x00000000, 0x00000000, 0x00000000, |
| 5742 | 0x00000000, 0x00000000, 0x30000000, 0x00000002, 0x00000000, // sub_cap_addr |
| 5743 | 0x00000000, 0xa7800000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_even |
| 5744 | 0x00000000, 0x26000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5745 | // 430 GPRNoX31_and_GPRTCNonX7 |
| 5746 | 0x08000000, 0x00000002, 0x00000000, 0x00000000, 0x00000000, |
| 5747 | 0x00000000, 0x00000000, 0x20000000, 0x00000002, 0x00000000, // sub_cap_addr |
| 5748 | 0x00000000, 0xa7800000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_even |
| 5749 | 0x00000000, 0x24000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5750 | // 450 FPR32C |
| 5751 | 0x10000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5752 | 0x00000000, 0x00000000, 0x40000000, 0x80020000, 0x00000000, // sub_32 |
| 5753 | // 460 GPRC |
| 5754 | 0x20000000, 0x00000012, 0x00000000, 0x00000000, 0x00000000, |
| 5755 | 0x00000000, 0x00000000, 0x80000000, 0x00000006, 0x00000000, // sub_cap_addr |
| 5756 | 0x00000000, 0x28000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5757 | 0x00000000, 0x28000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5758 | // 480 GPRF32C |
| 5759 | 0x40000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, |
| 5760 | 0x20000000, 0x28000012, 0x80000002, 0x00000006, 0x00000000, // sub_32 |
| 5761 | 0x00000000, 0x28000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_32 |
| 5762 | // 495 GPRS07 |
| 5763 | 0x80000000, 0x00000010, 0x00000000, 0x00000000, 0x00000000, |
| 5764 | 0x00000000, 0x00000000, 0x00000000, 0x00000005, 0x00000000, // sub_cap_addr |
| 5765 | 0x00000000, 0x10000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5766 | 0x00000000, 0x10000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5767 | // 515 TRM2 |
| 5768 | 0x00000000, 0x00000005, 0x00000000, 0x00000000, 0x00000000, |
| 5769 | // 520 GPRC_and_GPRTC |
| 5770 | 0x00000000, 0x00000002, 0x00000000, 0x00000000, 0x00000000, |
| 5771 | 0x00000000, 0x00000000, 0x00000000, 0x00000002, 0x00000000, // sub_cap_addr |
| 5772 | 0x00000000, 0x20000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_even |
| 5773 | 0x00000000, 0x20000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5774 | // 540 TRM4 |
| 5775 | 0x00000000, 0x00000004, 0x00000000, 0x00000000, 0x00000000, |
| 5776 | // 545 VCSR |
| 5777 | 0x00000000, 0x00000008, 0x00000000, 0x00000000, 0x00000000, |
| 5778 | // 550 GPRC_and_GPRS07 |
| 5779 | 0x00000000, 0x00000010, 0x00000000, 0x00000000, 0x00000000, |
| 5780 | 0x00000000, 0x00000000, 0x00000000, 0x00000004, 0x00000000, // sub_cap_addr |
| 5781 | 0x00000000, 0x00000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_even |
| 5782 | 0x00000000, 0x00000000, 0x00000002, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5783 | // 570 GPRX1X5 |
| 5784 | 0x00000000, 0x00000320, 0x00000000, 0x00000000, 0x00000000, |
| 5785 | 0x00000000, 0x00000000, 0x00000000, 0x000000c8, 0x00000000, // sub_cap_addr |
| 5786 | 0x00000000, 0x40000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5787 | // 585 GPRF32X0 |
| 5788 | 0x00000000, 0x00000040, 0x00000000, 0x00000000, 0x00000000, |
| 5789 | 0x00000000, 0x00000080, 0x00000001, 0x00000020, 0x00000000, // sub_32 |
| 5790 | // 595 GPRX0 |
| 5791 | 0x00000000, 0x00000080, 0x00000000, 0x00000000, 0x00000000, |
| 5792 | 0x00000000, 0x00000000, 0x00000000, 0x00000020, 0x00000000, // sub_cap_addr |
| 5793 | 0x00000000, 0x00000000, 0x00000001, 0x00000000, 0x00000000, // sub_gpr_even |
| 5794 | // 610 GPRX1 |
| 5795 | 0x00000000, 0x00000100, 0x00000000, 0x00000000, 0x00000000, |
| 5796 | 0x00000000, 0x00000000, 0x00000000, 0x00000040, 0x00000000, // sub_cap_addr |
| 5797 | // 620 GPRX5 |
| 5798 | 0x00000000, 0x00000200, 0x00000000, 0x00000000, 0x00000000, |
| 5799 | 0x00000000, 0x00000000, 0x00000000, 0x00000080, 0x00000000, // sub_cap_addr |
| 5800 | 0x00000000, 0x40000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5801 | // 635 GPRX7 |
| 5802 | 0x00000000, 0x00000400, 0x00000000, 0x00000000, 0x00000000, |
| 5803 | 0x00000000, 0x00000000, 0x00000000, 0x00000100, 0x00000000, // sub_cap_addr |
| 5804 | 0x00000000, 0x80000000, 0x00000000, 0x00000000, 0x00000000, // sub_gpr_odd |
| 5805 | // 650 SP |
| 5806 | 0x00000000, 0x00000800, 0x00000000, 0x00000000, 0x00000000, |
| 5807 | 0x00000000, 0x00000000, 0x00000000, 0x00000200, 0x00000000, // sub_cap_addr |
| 5808 | 0x00000000, 0x00000000, 0x00000004, 0x00000000, 0x00000000, // sub_gpr_even |
| 5809 | // 665 anonymous_15514 |
| 5810 | 0x00000000, 0x00001000, 0x00000000, 0x00000000, 0x00000000, |
| 5811 | // 670 GPRPair |
| 5812 | 0x00000000, 0xffffe000, 0x00000007, 0x00000000, 0x00000000, |
| 5813 | // 675 GPRPairNoX0 |
| 5814 | 0x00000000, 0xffff4000, 0x00000006, 0x00000000, 0x00000000, |
| 5815 | // 680 GPRPair_with_sub_gpr_even_in_GPRNoX2 |
| 5816 | 0x00000000, 0xfffe8000, 0x00000003, 0x00000000, 0x00000000, |
| 5817 | // 685 GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31 |
| 5818 | 0x00000000, 0xfd690000, 0x00000006, 0x00000000, 0x00000000, |
| 5819 | // 690 GPRPair_with_sub_gpr_even_in_GPRNoX0X2 |
| 5820 | 0x00000000, 0xfffe0000, 0x00000002, 0x00000000, 0x00000000, |
| 5821 | // 695 GPRPair_with_sub_gpr_even_in_GPRJALR |
| 5822 | 0x00000000, 0xbff40000, 0x00000002, 0x00000000, 0x00000000, |
| 5823 | // 700 GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31 |
| 5824 | 0x00000000, 0xfd680000, 0x00000002, 0x00000000, 0x00000000, |
| 5825 | // 705 GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7 |
| 5826 | 0x00000000, 0x3e500000, 0x00000002, 0x00000000, 0x00000000, |
| 5827 | // 710 GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31 |
| 5828 | 0x00000000, 0xbd600000, 0x00000002, 0x00000000, 0x00000000, |
| 5829 | // 715 GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31 |
| 5830 | 0x00000000, 0x3c400000, 0x00000002, 0x00000000, 0x00000000, |
| 5831 | // 720 GPRPair_with_sub_gpr_even_in_GPRTC |
| 5832 | 0x00000000, 0xa7800000, 0x00000000, 0x00000000, 0x00000000, |
| 5833 | // 725 GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC |
| 5834 | 0x00000000, 0xa5000000, 0x00000000, 0x00000000, 0x00000000, |
| 5835 | // 730 GPRPairNoX0_with_sub_gpr_odd_in_GPRTCNonX7 |
| 5836 | 0x00000000, 0x26000000, 0x00000000, 0x00000000, 0x00000000, |
| 5837 | // 735 GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7 |
| 5838 | 0x00000000, 0x24000000, 0x00000000, 0x00000000, 0x00000000, |
| 5839 | // 740 GPRPairC |
| 5840 | 0x00000000, 0x28000000, 0x00000002, 0x00000000, 0x00000000, |
| 5841 | // 745 GPRPair_with_sub_gpr_even_in_GPRS07 |
| 5842 | 0x00000000, 0x10000000, 0x00000002, 0x00000000, 0x00000000, |
| 5843 | // 750 GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC |
| 5844 | 0x00000000, 0x20000000, 0x00000000, 0x00000000, 0x00000000, |
| 5845 | // 755 GPRPairNoX0_with_sub_gpr_odd_in_GPRX1X5 |
| 5846 | 0x00000000, 0x40000000, 0x00000000, 0x00000000, 0x00000000, |
| 5847 | // 760 GPRPairNoX0_with_sub_gpr_odd_in_GPRX7 |
| 5848 | 0x00000000, 0x80000000, 0x00000000, 0x00000000, 0x00000000, |
| 5849 | // 765 GPRPair_with_sub_16_in_GPRF16X0 |
| 5850 | 0x00000000, 0x00000000, 0x00000001, 0x00000000, 0x00000000, |
| 5851 | // 770 GPRPair_with_sub_gpr_even_in_GPRC_and_GPRS07 |
| 5852 | 0x00000000, 0x00000000, 0x00000002, 0x00000000, 0x00000000, |
| 5853 | // 775 GPRPair_with_sub_gpr_even_in_SP |
| 5854 | 0x00000000, 0x00000000, 0x00000004, 0x00000000, 0x00000000, |
| 5855 | // 780 FPR64 |
| 5856 | 0x00000000, 0x00000000, 0x40000008, 0x00000000, 0x00000000, |
| 5857 | 0x00000000, 0x00000000, 0x00000000, 0xc0030000, 0x00000000, // sub_64 |
| 5858 | // 790 VR |
| 5859 | 0x00000000, 0x00000000, 0x0003c7d0, 0x00000010, 0x00000000, |
| 5860 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_0 |
| 5861 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5862 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5863 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5864 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5865 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5866 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5867 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5868 | // 835 YGPR |
| 5869 | 0x00000000, 0x00000000, 0xbffc3820, 0x000003ef, 0x00000000, |
| 5870 | // 840 ZZZ_VM |
| 5871 | 0x00000000, 0x00000000, 0x0003c7c0, 0x00000010, 0x00000000, |
| 5872 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_0 |
| 5873 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5874 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5875 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5876 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5877 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5878 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5879 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5880 | // 885 ZZZ_VRMF2 |
| 5881 | 0x00000000, 0x00000000, 0x0003c7c0, 0x00000010, 0x00000000, |
| 5882 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_0 |
| 5883 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5884 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5885 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5886 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5887 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5888 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5889 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5890 | // 930 ZZZ_VRMF4 |
| 5891 | 0x00000000, 0x00000000, 0x0003c7c0, 0x00000010, 0x00000000, |
| 5892 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_0 |
| 5893 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5894 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5895 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5896 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5897 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5898 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5899 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5900 | // 975 ZZZ_VRMF8 |
| 5901 | 0x00000000, 0x00000000, 0x0003c7c0, 0x00000010, 0x00000000, |
| 5902 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_0 |
| 5903 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5904 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5905 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5906 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5907 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5908 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5909 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5910 | // 1020 VRNoV0 |
| 5911 | 0x00000000, 0x00000000, 0x0003c400, 0x00000000, 0x00000000, |
| 5912 | 0x00000000, 0x00000000, 0x00000000, 0x05482800, 0x000aa452, // sub_vrm1_0 |
| 5913 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5914 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5915 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5916 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5917 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5918 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5919 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5920 | // 1065 YGPR_with_sub_16_in_GPRF16NoX0 |
| 5921 | 0x00000000, 0x00000000, 0xbfec0800, 0x000003cf, 0x00000000, |
| 5922 | // 1070 YGPR_with_sub_cap_addr_in_GPRNoX2 |
| 5923 | 0x00000000, 0x00000000, 0xbff41000, 0x000001ef, 0x00000000, |
| 5924 | // 1075 YGPR_with_sub_cap_addr_in_GPRNoX31 |
| 5925 | 0x00000000, 0x00000000, 0xab382000, 0x000003ef, 0x00000000, |
| 5926 | // 1080 ZZZ_VMNoV0 |
| 5927 | 0x00000000, 0x00000000, 0x0003c000, 0x00000000, 0x00000000, |
| 5928 | 0x00000000, 0x00000000, 0x00000000, 0x05482800, 0x000aa452, // sub_vrm1_0 |
| 5929 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5930 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5931 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5932 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5933 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5934 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5935 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5936 | // 1125 ZZZ_VRMF2NoV0 |
| 5937 | 0x00000000, 0x00000000, 0x0003c000, 0x00000000, 0x00000000, |
| 5938 | 0x00000000, 0x00000000, 0x00000000, 0x05482800, 0x000aa452, // sub_vrm1_0 |
| 5939 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5940 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5941 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5942 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5943 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5944 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5945 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5946 | // 1170 ZZZ_VRMF4NoV0 |
| 5947 | 0x00000000, 0x00000000, 0x0003c000, 0x00000000, 0x00000000, |
| 5948 | 0x00000000, 0x00000000, 0x00000000, 0x05482800, 0x000aa452, // sub_vrm1_0 |
| 5949 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5950 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5951 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5952 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5953 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5954 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5955 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5956 | // 1215 ZZZ_VRMF8NoV0 |
| 5957 | 0x00000000, 0x00000000, 0x0003c000, 0x00000000, 0x00000000, |
| 5958 | 0x00000000, 0x00000000, 0x00000000, 0x05482800, 0x000aa452, // sub_vrm1_0 |
| 5959 | 0x00000000, 0x00000000, 0x00000000, 0x3ffcfc00, 0x00ffffff, // sub_vrm1_1 |
| 5960 | 0x00000000, 0x00000000, 0x00000000, 0x3ffc0000, 0x00ffffff, // sub_vrm1_2 |
| 5961 | 0x00000000, 0x00000000, 0x00000000, 0x3fe00000, 0x00ffffff, // sub_vrm1_3 |
| 5962 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00ffffff, // sub_vrm1_4 |
| 5963 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffff8, // sub_vrm1_5 |
| 5964 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fffe00, // sub_vrm1_6 |
| 5965 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00fff000, // sub_vrm1_7 |
| 5966 | // 1260 YGPR_with_sub_cap_addr_in_GPRNoX0X2 |
| 5967 | 0x00000000, 0x00000000, 0xbfe40000, 0x000001cf, 0x00000000, |
| 5968 | // 1265 YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31 |
| 5969 | 0x00000000, 0x00000000, 0xab280000, 0x000003cf, 0x00000000, |
| 5970 | // 1270 YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31 |
| 5971 | 0x00000000, 0x00000000, 0xab300000, 0x000001ef, 0x00000000, |
| 5972 | // 1275 YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31 |
| 5973 | 0x00000000, 0x00000000, 0xab200000, 0x000001cf, 0x00000000, |
| 5974 | // 1280 YGPR_with_sub_cap_addr_in_GPRJALR |
| 5975 | 0x00000000, 0x00000000, 0xbfc00000, 0x00000107, 0x00000000, |
| 5976 | // 1285 YGPR_with_sub_cap_addr_in_GPRJALRNonX7 |
| 5977 | 0x00000000, 0x00000000, 0xb2800000, 0x00000007, 0x00000000, |
| 5978 | // 1290 YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31 |
| 5979 | 0x00000000, 0x00000000, 0xab000000, 0x00000107, 0x00000000, |
| 5980 | // 1295 YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31 |
| 5981 | 0x00000000, 0x00000000, 0xa2000000, 0x00000007, 0x00000000, |
| 5982 | // 1300 YGPR_with_sub_cap_addr_in_GPRTC |
| 5983 | 0x00000000, 0x00000000, 0x3c000000, 0x00000102, 0x00000000, |
| 5984 | // 1305 YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTC |
| 5985 | 0x00000000, 0x00000000, 0x28000000, 0x00000102, 0x00000000, |
| 5986 | // 1310 YGPR_with_sub_cap_addr_in_GPRTCNonX7 |
| 5987 | 0x00000000, 0x00000000, 0x30000000, 0x00000002, 0x00000000, |
| 5988 | // 1315 YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCNonX7 |
| 5989 | 0x00000000, 0x00000000, 0x20000000, 0x00000002, 0x00000000, |
| 5990 | // 1320 FPR64C |
| 5991 | 0x00000000, 0x00000000, 0x40000000, 0x00000000, 0x00000000, |
| 5992 | 0x00000000, 0x00000000, 0x00000000, 0x80020000, 0x00000000, // sub_64 |
| 5993 | // 1330 YGPR_with_sub_16_in_GPRF16C |
| 5994 | 0x00000000, 0x00000000, 0x80000000, 0x00000006, 0x00000000, |
| 5995 | // 1335 YGPR_with_sub_cap_addr_in_GPRS07 |
| 5996 | 0x00000000, 0x00000000, 0x00000000, 0x00000005, 0x00000000, |
| 5997 | // 1340 YGPR_with_sub_cap_addr_in_GPRC_and_GPRTC |
| 5998 | 0x00000000, 0x00000000, 0x00000000, 0x00000002, 0x00000000, |
| 5999 | // 1345 YGPR_with_sub_cap_addr_in_GPRC_and_GPRS07 |
| 6000 | 0x00000000, 0x00000000, 0x00000000, 0x00000004, 0x00000000, |
| 6001 | // 1350 YGPR_with_sub_cap_addr_in_GPRX1X5 |
| 6002 | 0x00000000, 0x00000000, 0x00000000, 0x000000c8, 0x00000000, |
| 6003 | // 1355 VMV0 |
| 6004 | 0x00000000, 0x00000000, 0x00000000, 0x00000010, 0x00000000, |
| 6005 | 0x00000000, 0x00000000, 0x00000000, 0x3810c000, 0x00f00984, // sub_vrm1_0 |
| 6006 | // 1365 YGPR_with_sub_16_in_GPRF16X0 |
| 6007 | 0x00000000, 0x00000000, 0x00000000, 0x00000020, 0x00000000, |
| 6008 | // 1370 YGPR_with_sub_cap_addr_in_GPRX1 |
| 6009 | 0x00000000, 0x00000000, 0x00000000, 0x00000040, 0x00000000, |
| 6010 | // 1375 YGPR_with_sub_cap_addr_in_GPRX5 |
| 6011 | 0x00000000, 0x00000000, 0x00000000, 0x00000080, 0x00000000, |
| 6012 | // 1380 YGPR_with_sub_cap_addr_in_GPRX7 |
| 6013 | 0x00000000, 0x00000000, 0x00000000, 0x00000100, 0x00000000, |
| 6014 | // 1385 YGPR_with_sub_cap_addr_in_SP |
| 6015 | 0x00000000, 0x00000000, 0x00000000, 0x00000200, 0x00000000, |
| 6016 | // 1390 VRN2M1 |
| 6017 | 0x00000000, 0x00000000, 0x00000000, 0x00008c00, 0x00000000, |
| 6018 | 0x00000000, 0x00000000, 0x00000000, 0x31fc0000, 0x00e3ffff, // sub_vrm1_0_sub_vrm1_1 |
| 6019 | 0x00000000, 0x00000000, 0x00000000, 0x31fc0000, 0x00e3ffff, // sub_vrm1_1_sub_vrm1_2 |
| 6020 | 0x00000000, 0x00000000, 0x00000000, 0x31e00000, 0x00e3ffff, // sub_vrm1_2_sub_vrm1_3 |
| 6021 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3ffff, // sub_vrm1_3_sub_vrm1_4 |
| 6022 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_4_sub_vrm1_5 |
| 6023 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_5_sub_vrm1_6 |
| 6024 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_6_sub_vrm1_7 |
| 6025 | // 1430 VRN2M1NoV0 |
| 6026 | 0x00000000, 0x00000000, 0x00000000, 0x00000800, 0x00000000, |
| 6027 | 0x00000000, 0x00000000, 0x00000000, 0x01480000, 0x0002a452, // sub_vrm1_0_sub_vrm1_1 |
| 6028 | 0x00000000, 0x00000000, 0x00000000, 0x31fc0000, 0x00e3ffff, // sub_vrm1_1_sub_vrm1_2 |
| 6029 | 0x00000000, 0x00000000, 0x00000000, 0x31e00000, 0x00e3ffff, // sub_vrm1_2_sub_vrm1_3 |
| 6030 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3ffff, // sub_vrm1_3_sub_vrm1_4 |
| 6031 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_4_sub_vrm1_5 |
| 6032 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_5_sub_vrm1_6 |
| 6033 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_6_sub_vrm1_7 |
| 6034 | // 1470 VRM2 |
| 6035 | 0x00000000, 0x00000000, 0x00000000, 0x00007000, 0x00000000, |
| 6036 | 0x00000000, 0x00000000, 0x00000000, 0x1f800000, 0x007fc0e0, // sub_vrm2_0 |
| 6037 | 0x00000000, 0x00000000, 0x00000000, 0x1f800000, 0x007fc0e0, // sub_vrm2_1 |
| 6038 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x007fc0e0, // sub_vrm2_2 |
| 6039 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x007fc000, // sub_vrm2_3 |
| 6040 | // 1495 VRM2NoV0 |
| 6041 | 0x00000000, 0x00000000, 0x00000000, 0x00002000, 0x00000000, |
| 6042 | 0x00000000, 0x00000000, 0x00000000, 0x05000000, 0x000a8040, // sub_vrm2_0 |
| 6043 | 0x00000000, 0x00000000, 0x00000000, 0x1f800000, 0x007fc0e0, // sub_vrm2_1 |
| 6044 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x007fc0e0, // sub_vrm2_2 |
| 6045 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x007fc000, // sub_vrm2_3 |
| 6046 | // 1520 VRM2_with_sub_vrm1_0_in_VMV0 |
| 6047 | 0x00000000, 0x00000000, 0x00000000, 0x00004000, 0x00000000, |
| 6048 | 0x00000000, 0x00000000, 0x00000000, 0x18000000, 0x00700080, // sub_vrm2_0 |
| 6049 | // 1530 VRN2M1_with_sub_vrm1_0_in_VMV0 |
| 6050 | 0x00000000, 0x00000000, 0x00000000, 0x00008000, 0x00000000, |
| 6051 | 0x00000000, 0x00000000, 0x00000000, 0x30100000, 0x00e00984, // sub_vrm1_0_sub_vrm1_1 |
| 6052 | // 1540 FPR128 |
| 6053 | 0x00000000, 0x00000000, 0x00000000, 0x00030000, 0x00000000, |
| 6054 | 0x00000000, 0x00000000, 0x00000000, 0xc0000000, 0x00000000, // sub_128 |
| 6055 | // 1550 FPR128_with_sub_16_in_FPR16C |
| 6056 | 0x00000000, 0x00000000, 0x00000000, 0x00020000, 0x00000000, |
| 6057 | 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x00000000, // sub_128 |
| 6058 | // 1560 VRN3M1 |
| 6059 | 0x00000000, 0x00000000, 0x00000000, 0x001c0000, 0x00000000, |
| 6060 | 0x00000000, 0x00000000, 0x00000000, 0x31e00000, 0x00e3ffff, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 |
| 6061 | 0x00000000, 0x00000000, 0x00000000, 0x31e00000, 0x00e3ffff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 |
| 6062 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3ffff, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6063 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6064 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6065 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6066 | // 1595 VRN3M1NoV0 |
| 6067 | 0x00000000, 0x00000000, 0x00000000, 0x00080000, 0x00000000, |
| 6068 | 0x00000000, 0x00000000, 0x00000000, 0x01400000, 0x0002a452, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 |
| 6069 | 0x00000000, 0x00000000, 0x00000000, 0x31e00000, 0x00e3ffff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 |
| 6070 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3ffff, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6071 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6072 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6073 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6074 | // 1630 VRN3M1_with_sub_vrm1_0_in_VMV0 |
| 6075 | 0x00000000, 0x00000000, 0x00000000, 0x00100000, 0x00000000, |
| 6076 | 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x00e00984, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 |
| 6077 | // 1640 VRN4M1 |
| 6078 | 0x00000000, 0x00000000, 0x00000000, 0x20600000, 0x00000000, |
| 6079 | 0x00000000, 0x00000000, 0x00000000, 0x11800000, 0x00e3ffff, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 |
| 6080 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3ffff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6081 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6082 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6083 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6084 | // 1670 VRN4M1NoV0 |
| 6085 | 0x00000000, 0x00000000, 0x00000000, 0x00400000, 0x00000000, |
| 6086 | 0x00000000, 0x00000000, 0x00000000, 0x01000000, 0x0002a452, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 |
| 6087 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3ffff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6088 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6089 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6090 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6091 | // 1700 VRN2M2 |
| 6092 | 0x00000000, 0x00000000, 0x00000000, 0x11800000, 0x00000000, |
| 6093 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c0e0, // sub_vrm2_0_sub_vrm2_1 |
| 6094 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c0e0, // sub_vrm2_1_sub_vrm2_2 |
| 6095 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c000, // sub_vrm2_2_sub_vrm2_3 |
| 6096 | // 1720 VRN2M2NoV0 |
| 6097 | 0x00000000, 0x00000000, 0x00000000, 0x01000000, 0x00000000, |
| 6098 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00028040, // sub_vrm2_0_sub_vrm2_1 |
| 6099 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c0e0, // sub_vrm2_1_sub_vrm2_2 |
| 6100 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c000, // sub_vrm2_2_sub_vrm2_3 |
| 6101 | // 1740 VRM4 |
| 6102 | 0x00000000, 0x00000000, 0x00000000, 0x0e000000, 0x00000000, |
| 6103 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x003f0000, // sub_vrm4_0 |
| 6104 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x003f0000, // sub_vrm4_1 |
| 6105 | // 1755 VRM4NoV0 |
| 6106 | 0x00000000, 0x00000000, 0x00000000, 0x04000000, 0x00000000, |
| 6107 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000a0000, // sub_vrm4_0 |
| 6108 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x003f0000, // sub_vrm4_1 |
| 6109 | // 1770 VRM4_with_sub_vrm1_0_in_VMV0 |
| 6110 | 0x00000000, 0x00000000, 0x00000000, 0x08000000, 0x00000000, |
| 6111 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00300000, // sub_vrm4_0 |
| 6112 | // 1780 VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 |
| 6113 | 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x00000000, |
| 6114 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00600080, // sub_vrm2_0_sub_vrm2_1 |
| 6115 | // 1790 VRN4M1_with_sub_vrm1_0_in_VMV0 |
| 6116 | 0x00000000, 0x00000000, 0x00000000, 0x20000000, 0x00000000, |
| 6117 | 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x00e00984, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 |
| 6118 | // 1800 FPR256 |
| 6119 | 0x00000000, 0x00000000, 0x00000000, 0xc0000000, 0x00000000, |
| 6120 | // 1805 FPR256_with_sub_16_in_FPR16C |
| 6121 | 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x00000000, |
| 6122 | // 1810 VRN5M1 |
| 6123 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000007, |
| 6124 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6125 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6126 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6127 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6128 | // 1835 VRN5M1NoV0 |
| 6129 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000002, |
| 6130 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0002a450, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6131 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fff8, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6132 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6133 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6134 | // 1860 VRN5M1_with_sub_vrm1_0_in_VMV0 |
| 6135 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000004, |
| 6136 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e00980, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 |
| 6137 | // 1870 VRN6M1 |
| 6138 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000118, |
| 6139 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fee0, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6140 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6141 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6142 | // 1890 VRN6M1NoV0 |
| 6143 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000010, |
| 6144 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0002a440, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6145 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3fe00, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6146 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6147 | // 1910 VRN3M2 |
| 6148 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, |
| 6149 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 |
| 6150 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c000, // sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 |
| 6151 | // 1925 VRN3M2NoV0 |
| 6152 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000040, |
| 6153 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00028000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 |
| 6154 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c000, // sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 |
| 6155 | // 1940 VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 |
| 6156 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, |
| 6157 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00600000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 |
| 6158 | // 1950 VRN6M1_with_sub_vrm1_0_in_VMV0 |
| 6159 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000100, |
| 6160 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e00880, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 |
| 6161 | // 1960 VRN7M1 |
| 6162 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000e00, |
| 6163 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6164 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6165 | // 1975 VRN7M1NoV0 |
| 6166 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000400, |
| 6167 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0002a000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6168 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e3f000, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6169 | // 1990 VRN7M1_with_sub_vrm1_0_in_VMV0 |
| 6170 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000800, |
| 6171 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00e00000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 |
| 6172 | // 2000 VRN8M1 |
| 6173 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00803000, |
| 6174 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0063c000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6175 | // 2010 VRN8M1NoV0 |
| 6176 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00002000, |
| 6177 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00028000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6178 | // 2020 VRN4M2 |
| 6179 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0040c000, |
| 6180 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00230000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 |
| 6181 | // 2030 VRN4M2NoV0 |
| 6182 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00008000, |
| 6183 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00020000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 |
| 6184 | // 2040 VRN2M4 |
| 6185 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00230000, |
| 6186 | // 2045 VRN2M4NoV0 |
| 6187 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00020000, |
| 6188 | // 2050 VRM8 |
| 6189 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x001c0000, |
| 6190 | // 2055 VRM8NoV0 |
| 6191 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00080000, |
| 6192 | // 2060 VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 |
| 6193 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00100000, |
| 6194 | // 2065 VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 |
| 6195 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00200000, |
| 6196 | // 2070 VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 |
| 6197 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00400000, |
| 6198 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00200000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 |
| 6199 | // 2080 VRN8M1_with_sub_vrm1_0_in_VMV0 |
| 6200 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00800000, |
| 6201 | 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00600000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 |
| 6202 | }, |
| 6203 | .SuperRegIdxSeqs: { |
| 6204 | /* 0 */ 1, 0, |
| 6205 | /* 2 */ 2, 0, |
| 6206 | /* 4 */ 3, 0, |
| 6207 | /* 6 */ 4, 0, |
| 6208 | /* 8 */ 5, 0, |
| 6209 | /* 10 */ 5, 6, 0, |
| 6210 | /* 13 */ 5, 7, 0, |
| 6211 | /* 16 */ 5, 6, 7, 0, |
| 6212 | /* 20 */ 8, 0, |
| 6213 | /* 22 */ 8, 9, 10, 11, 12, 13, 14, 15, 0, |
| 6214 | /* 31 */ 16, 0, |
| 6215 | /* 33 */ 16, 17, 18, 19, 0, |
| 6216 | /* 38 */ 20, 0, |
| 6217 | /* 40 */ 20, 21, 0, |
| 6218 | /* 43 */ 1, 22, 0, |
| 6219 | /* 46 */ 2, 23, 0, |
| 6220 | /* 49 */ 24, 0, |
| 6221 | /* 51 */ 25, 0, |
| 6222 | /* 53 */ 26, 0, |
| 6223 | /* 55 */ 30, 0, |
| 6224 | /* 57 */ 31, 0, |
| 6225 | /* 59 */ 32, 0, |
| 6226 | /* 61 */ 33, 0, |
| 6227 | /* 63 */ 32, 37, 0, |
| 6228 | /* 66 */ 31, 36, 41, 0, |
| 6229 | /* 70 */ 30, 35, 40, 45, 0, |
| 6230 | /* 75 */ 26, 34, 39, 44, 48, 0, |
| 6231 | /* 81 */ 25, 28, 38, 43, 47, 50, 0, |
| 6232 | /* 88 */ 24, 27, 29, 42, 46, 49, 51, 0, |
| 6233 | /* 96 */ 52, 0, |
| 6234 | /* 98 */ 53, 0, |
| 6235 | /* 100 */ 54, 0, |
| 6236 | /* 102 */ 53, 56, 0, |
| 6237 | /* 105 */ 52, 55, 57, 0, |
| 6238 | }, |
| 6239 | .SuperClasses: { |
| 6240 | /* 0 MR */ |
| 6241 | /* 0 MR0 */ RISCV::MRRegClassID, |
| 6242 | /* 1 FPR16 */ |
| 6243 | /* 1 GPRF16 */ |
| 6244 | /* 1 GPRF16NoX0 */ RISCV::GPRF16RegClassID, |
| 6245 | /* 2 FPR16C */ RISCV::FPR16RegClassID, |
| 6246 | /* 3 GPRF16C */ RISCV::GPRF16RegClassID, RISCV::GPRF16NoX0RegClassID, |
| 6247 | /* 5 GPRF16X0 */ RISCV::GPRF16RegClassID, |
| 6248 | /* 6 FPR32 */ |
| 6249 | /* 6 GPR */ |
| 6250 | /* 6 GPRF32 */ |
| 6251 | /* 6 GPRF32NoX0 */ RISCV::GPRF32RegClassID, |
| 6252 | /* 7 GPRNoX0 */ RISCV::GPRRegClassID, |
| 6253 | /* 8 GPRNoX2 */ RISCV::GPRRegClassID, |
| 6254 | /* 9 GPRNoX31 */ RISCV::GPRRegClassID, |
| 6255 | /* 10 GPRNoX0X2 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, |
| 6256 | /* 13 GPRNoX0_and_GPRNoX31 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX31RegClassID, |
| 6257 | /* 16 GPRNoX2_and_GPRNoX31 */ RISCV::GPRRegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, |
| 6258 | /* 19 GPRNoX0X2_and_GPRNoX31 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, |
| 6259 | /* 26 GPRJALR */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX0X2RegClassID, |
| 6260 | /* 30 GPRJALRNonX7 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRJALRRegClassID, |
| 6261 | /* 35 GPRJALR_and_GPRNoX31 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, |
| 6262 | /* 44 GPRJALRNonX7_and_GPRNoX31 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, |
| 6263 | /* 55 TR */ |
| 6264 | /* 55 GPRTC */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRJALRRegClassID, |
| 6265 | /* 60 GPRNoX31_and_GPRTC */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRTCRegClassID, |
| 6266 | /* 71 GPRTCNonX7 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRTCRegClassID, |
| 6267 | /* 78 GPRNoX31_and_GPRTCNonX7 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::GPRTCRegClassID, RISCV::GPRNoX31_and_GPRTCRegClassID, RISCV::GPRTCNonX7RegClassID, |
| 6268 | /* 93 FPR32C */ RISCV::FPR32RegClassID, |
| 6269 | /* 94 GPRC */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 6270 | /* 106 GPRF32C */ RISCV::GPRF32RegClassID, RISCV::GPRF32NoX0RegClassID, |
| 6271 | /* 108 GPRS07 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 6272 | /* 120 TRM2 */ RISCV::TRRegClassID, |
| 6273 | /* 121 GPRC_and_GPRTC */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::GPRTCRegClassID, RISCV::GPRNoX31_and_GPRTCRegClassID, RISCV::GPRTCNonX7RegClassID, RISCV::GPRNoX31_and_GPRTCNonX7RegClassID, RISCV::GPRCRegClassID, |
| 6274 | /* 138 TRM4 */ RISCV::TRRegClassID, RISCV::TRM2RegClassID, |
| 6275 | /* 140 VCSR */ |
| 6276 | /* 140 GPRC_and_GPRS07 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALRNonX7RegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::GPRCRegClassID, RISCV::GPRS07RegClassID, |
| 6277 | /* 154 GPRX1X5 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, |
| 6278 | /* 162 GPRF32X0 */ RISCV::GPRF32RegClassID, |
| 6279 | /* 163 GPRX0 */ RISCV::GPRRegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, |
| 6280 | /* 167 GPRX1 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRX1X5RegClassID, |
| 6281 | /* 176 GPRX5 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRX1X5RegClassID, |
| 6282 | /* 185 GPRX7 */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX2RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0X2RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, RISCV::GPRNoX2_and_GPRNoX31RegClassID, RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::GPRJALRRegClassID, RISCV::GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRTCRegClassID, RISCV::GPRNoX31_and_GPRTCRegClassID, |
| 6283 | /* 197 SP */ RISCV::GPRRegClassID, RISCV::GPRNoX0RegClassID, RISCV::GPRNoX31RegClassID, RISCV::GPRNoX0_and_GPRNoX31RegClassID, |
| 6284 | /* 201 anonymous_15514 */ |
| 6285 | /* 201 GPRPair */ |
| 6286 | /* 201 GPRPairNoX0 */ RISCV::GPRPairRegClassID, |
| 6287 | /* 202 GPRPair_with_sub_gpr_even_in_GPRNoX2 */ RISCV::GPRPairRegClassID, |
| 6288 | /* 203 GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, |
| 6289 | /* 205 GPRPair_with_sub_gpr_even_in_GPRNoX0X2 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, |
| 6290 | /* 208 GPRPair_with_sub_gpr_even_in_GPRJALR */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, |
| 6291 | /* 212 GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, |
| 6292 | /* 217 GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, |
| 6293 | /* 222 GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, |
| 6294 | /* 229 GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, |
| 6295 | /* 238 GPRPair_with_sub_gpr_even_in_GPRTC */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, |
| 6296 | /* 243 GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, |
| 6297 | /* 252 GPRPairNoX0_with_sub_gpr_odd_in_GPRTCNonX7 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, |
| 6298 | /* 259 GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRTCNonX7RegClassID, |
| 6299 | /* 272 GPRPairC */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 6300 | /* 282 GPRPair_with_sub_gpr_even_in_GPRS07 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 6301 | /* 292 GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRTCNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClassID, RISCV::GPRPairCRegClassID, |
| 6302 | /* 307 GPRPairNoX0_with_sub_gpr_odd_in_GPRX1X5 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, |
| 6303 | /* 313 GPRPairNoX0_with_sub_gpr_odd_in_GPRX7 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID, |
| 6304 | /* 323 GPRPair_with_sub_16_in_GPRF16X0 */ RISCV::GPRPairRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, |
| 6305 | /* 325 GPRPair_with_sub_gpr_even_in_GPRC_and_GPRS07 */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::GPRPairCRegClassID, RISCV::GPRPair_with_sub_gpr_even_in_GPRS07RegClassID, |
| 6306 | /* 337 GPRPair_with_sub_gpr_even_in_SP */ RISCV::GPRPairRegClassID, RISCV::GPRPairNoX0RegClassID, RISCV::GPRPairNoX0_with_sub_gpr_odd_in_GPRNoX31RegClassID, |
| 6307 | /* 340 FPR64 */ |
| 6308 | /* 340 VR */ |
| 6309 | /* 340 YGPR */ |
| 6310 | /* 340 ZZZ_VM */ RISCV::VRRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, |
| 6311 | /* 344 ZZZ_VRMF2 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, |
| 6312 | /* 348 ZZZ_VRMF4 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF8RegClassID, |
| 6313 | /* 352 ZZZ_VRMF8 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, |
| 6314 | /* 356 VRNoV0 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, |
| 6315 | /* 361 YGPR_with_sub_16_in_GPRF16NoX0 */ RISCV::YGPRRegClassID, |
| 6316 | /* 362 YGPR_with_sub_cap_addr_in_GPRNoX2 */ RISCV::YGPRRegClassID, |
| 6317 | /* 363 YGPR_with_sub_cap_addr_in_GPRNoX31 */ RISCV::YGPRRegClassID, |
| 6318 | /* 364 ZZZ_VMNoV0 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, RISCV::VRNoV0RegClassID, RISCV::ZZZ_VRMF2NoV0RegClassID, RISCV::ZZZ_VRMF4NoV0RegClassID, RISCV::ZZZ_VRMF8NoV0RegClassID, |
| 6319 | /* 373 ZZZ_VRMF2NoV0 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, RISCV::VRNoV0RegClassID, RISCV::ZZZ_VMNoV0RegClassID, RISCV::ZZZ_VRMF4NoV0RegClassID, RISCV::ZZZ_VRMF8NoV0RegClassID, |
| 6320 | /* 382 ZZZ_VRMF4NoV0 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, RISCV::VRNoV0RegClassID, RISCV::ZZZ_VMNoV0RegClassID, RISCV::ZZZ_VRMF2NoV0RegClassID, RISCV::ZZZ_VRMF8NoV0RegClassID, |
| 6321 | /* 391 ZZZ_VRMF8NoV0 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, RISCV::VRNoV0RegClassID, RISCV::ZZZ_VMNoV0RegClassID, RISCV::ZZZ_VRMF2NoV0RegClassID, RISCV::ZZZ_VRMF4NoV0RegClassID, |
| 6322 | /* 400 YGPR_with_sub_cap_addr_in_GPRNoX0X2 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, |
| 6323 | /* 403 YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, |
| 6324 | /* 406 YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, |
| 6325 | /* 409 YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, |
| 6326 | /* 416 YGPR_with_sub_cap_addr_in_GPRJALR */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, |
| 6327 | /* 420 YGPR_with_sub_cap_addr_in_GPRJALRNonX7 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, |
| 6328 | /* 425 YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, |
| 6329 | /* 434 YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, |
| 6330 | /* 445 YGPR_with_sub_cap_addr_in_GPRTC */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, |
| 6331 | /* 450 YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTC */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCRegClassID, |
| 6332 | /* 461 YGPR_with_sub_cap_addr_in_GPRTCNonX7 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCRegClassID, |
| 6333 | /* 468 YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCNonX7 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCNonX7RegClassID, |
| 6334 | /* 483 FPR64C */ RISCV::FPR64RegClassID, |
| 6335 | /* 484 YGPR_with_sub_16_in_GPRF16C */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 6336 | /* 496 YGPR_with_sub_cap_addr_in_GPRS07 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31RegClassID, |
| 6337 | /* 508 YGPR_with_sub_cap_addr_in_GPRC_and_GPRTC */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCNonX7RegClassID, RISCV::YGPR_with_sub_16_in_GPRF16CRegClassID, |
| 6338 | /* 525 YGPR_with_sub_cap_addr_in_GPRC_and_GPRS07 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRNonX7_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_16_in_GPRF16CRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRS07RegClassID, |
| 6339 | /* 539 YGPR_with_sub_cap_addr_in_GPRX1X5 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, |
| 6340 | /* 547 VMV0 */ RISCV::VRRegClassID, RISCV::ZZZ_VMRegClassID, RISCV::ZZZ_VRMF2RegClassID, RISCV::ZZZ_VRMF4RegClassID, RISCV::ZZZ_VRMF8RegClassID, |
| 6341 | /* 552 YGPR_with_sub_16_in_GPRF16X0 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, |
| 6342 | /* 556 YGPR_with_sub_cap_addr_in_GPRX1 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRX1X5RegClassID, |
| 6343 | /* 565 YGPR_with_sub_cap_addr_in_GPRX5 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRX1X5RegClassID, |
| 6344 | /* 574 YGPR_with_sub_cap_addr_in_GPRX7 */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0X2_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALRRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRJALR_and_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRTCRegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31_and_GPRTCRegClassID, |
| 6345 | /* 586 YGPR_with_sub_cap_addr_in_SP */ RISCV::YGPRRegClassID, RISCV::YGPR_with_sub_16_in_GPRF16NoX0RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX31RegClassID, RISCV::YGPR_with_sub_cap_addr_in_GPRNoX0_and_GPRNoX31RegClassID, |
| 6346 | /* 590 VRN2M1 */ |
| 6347 | /* 590 VRN2M1NoV0 */ RISCV::VRN2M1RegClassID, |
| 6348 | /* 591 VRM2 */ |
| 6349 | /* 591 VRM2NoV0 */ RISCV::VRM2RegClassID, |
| 6350 | /* 592 VRM2_with_sub_vrm1_0_in_VMV0 */ RISCV::VRM2RegClassID, |
| 6351 | /* 593 VRN2M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN2M1RegClassID, |
| 6352 | /* 594 FPR128 */ |
| 6353 | /* 594 FPR128_with_sub_16_in_FPR16C */ RISCV::FPR128RegClassID, |
| 6354 | /* 595 VRN3M1 */ |
| 6355 | /* 595 VRN3M1NoV0 */ RISCV::VRN3M1RegClassID, |
| 6356 | /* 596 VRN3M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN3M1RegClassID, |
| 6357 | /* 597 VRN4M1 */ |
| 6358 | /* 597 VRN4M1NoV0 */ RISCV::VRN4M1RegClassID, |
| 6359 | /* 598 VRN2M2 */ |
| 6360 | /* 598 VRN2M2NoV0 */ RISCV::VRN2M2RegClassID, |
| 6361 | /* 599 VRM4 */ |
| 6362 | /* 599 VRM4NoV0 */ RISCV::VRM4RegClassID, |
| 6363 | /* 600 VRM4_with_sub_vrm1_0_in_VMV0 */ RISCV::VRM4RegClassID, |
| 6364 | /* 601 VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN2M2RegClassID, |
| 6365 | /* 602 VRN4M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN4M1RegClassID, |
| 6366 | /* 603 FPR256 */ |
| 6367 | /* 603 FPR256_with_sub_16_in_FPR16C */ RISCV::FPR256RegClassID, |
| 6368 | /* 604 VRN5M1 */ |
| 6369 | /* 604 VRN5M1NoV0 */ RISCV::VRN5M1RegClassID, |
| 6370 | /* 605 VRN5M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN5M1RegClassID, |
| 6371 | /* 606 VRN6M1 */ |
| 6372 | /* 606 VRN6M1NoV0 */ RISCV::VRN6M1RegClassID, |
| 6373 | /* 607 VRN3M2 */ |
| 6374 | /* 607 VRN3M2NoV0 */ RISCV::VRN3M2RegClassID, |
| 6375 | /* 608 VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN3M2RegClassID, |
| 6376 | /* 609 VRN6M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN6M1RegClassID, |
| 6377 | /* 610 VRN7M1 */ |
| 6378 | /* 610 VRN7M1NoV0 */ RISCV::VRN7M1RegClassID, |
| 6379 | /* 611 VRN7M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN7M1RegClassID, |
| 6380 | /* 612 VRN8M1 */ |
| 6381 | /* 612 VRN8M1NoV0 */ RISCV::VRN8M1RegClassID, |
| 6382 | /* 613 VRN4M2 */ |
| 6383 | /* 613 VRN4M2NoV0 */ RISCV::VRN4M2RegClassID, |
| 6384 | /* 614 VRN2M4 */ |
| 6385 | /* 614 VRN2M4NoV0 */ RISCV::VRN2M4RegClassID, |
| 6386 | /* 615 VRM8 */ |
| 6387 | /* 615 VRM8NoV0 */ RISCV::VRM8RegClassID, |
| 6388 | /* 616 VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 */ RISCV::VRM8RegClassID, |
| 6389 | /* 617 VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN2M4RegClassID, |
| 6390 | /* 618 VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN4M2RegClassID, |
| 6391 | /* 619 VRN8M1_with_sub_vrm1_0_in_VMV0 */ RISCV::VRN8M1RegClassID, |
| 6392 | } |
| 6393 | }; |
| 6394 | |
| 6395 | const MCRegisterClass &getRISCVMCRegisterClass(unsigned RC) { |
| 6396 | return RISCVMCRegisterClassStorage.Classes[RC]; |
| 6397 | } |
| 6398 | |
| 6399 | // RISCV Dwarf<->LLVM register mappings. |
| 6400 | extern const MCRegisterInfo::DwarfLLVMRegPair RISCVDwarfFlavour0Dwarf2L[] = { |
| 6401 | { .FromReg: 0U, .ToReg: RISCV::X0 }, |
| 6402 | { .FromReg: 1U, .ToReg: RISCV::X1 }, |
| 6403 | { .FromReg: 2U, .ToReg: RISCV::X2 }, |
| 6404 | { .FromReg: 3U, .ToReg: RISCV::X3 }, |
| 6405 | { .FromReg: 4U, .ToReg: RISCV::X4 }, |
| 6406 | { .FromReg: 5U, .ToReg: RISCV::X5 }, |
| 6407 | { .FromReg: 6U, .ToReg: RISCV::X6 }, |
| 6408 | { .FromReg: 7U, .ToReg: RISCV::X7 }, |
| 6409 | { .FromReg: 8U, .ToReg: RISCV::X8 }, |
| 6410 | { .FromReg: 9U, .ToReg: RISCV::X9 }, |
| 6411 | { .FromReg: 10U, .ToReg: RISCV::X10 }, |
| 6412 | { .FromReg: 11U, .ToReg: RISCV::X11 }, |
| 6413 | { .FromReg: 12U, .ToReg: RISCV::X12 }, |
| 6414 | { .FromReg: 13U, .ToReg: RISCV::X13 }, |
| 6415 | { .FromReg: 14U, .ToReg: RISCV::X14 }, |
| 6416 | { .FromReg: 15U, .ToReg: RISCV::X15 }, |
| 6417 | { .FromReg: 16U, .ToReg: RISCV::X16 }, |
| 6418 | { .FromReg: 17U, .ToReg: RISCV::X17 }, |
| 6419 | { .FromReg: 18U, .ToReg: RISCV::X18 }, |
| 6420 | { .FromReg: 19U, .ToReg: RISCV::X19 }, |
| 6421 | { .FromReg: 20U, .ToReg: RISCV::X20 }, |
| 6422 | { .FromReg: 21U, .ToReg: RISCV::X21 }, |
| 6423 | { .FromReg: 22U, .ToReg: RISCV::X22 }, |
| 6424 | { .FromReg: 23U, .ToReg: RISCV::X23 }, |
| 6425 | { .FromReg: 24U, .ToReg: RISCV::X24 }, |
| 6426 | { .FromReg: 25U, .ToReg: RISCV::X25 }, |
| 6427 | { .FromReg: 26U, .ToReg: RISCV::X26 }, |
| 6428 | { .FromReg: 27U, .ToReg: RISCV::X27 }, |
| 6429 | { .FromReg: 28U, .ToReg: RISCV::X28 }, |
| 6430 | { .FromReg: 29U, .ToReg: RISCV::X29 }, |
| 6431 | { .FromReg: 30U, .ToReg: RISCV::X30 }, |
| 6432 | { .FromReg: 31U, .ToReg: RISCV::X31 }, |
| 6433 | { .FromReg: 32U, .ToReg: RISCV::F0_H }, |
| 6434 | { .FromReg: 33U, .ToReg: RISCV::F1_H }, |
| 6435 | { .FromReg: 34U, .ToReg: RISCV::F2_H }, |
| 6436 | { .FromReg: 35U, .ToReg: RISCV::F3_H }, |
| 6437 | { .FromReg: 36U, .ToReg: RISCV::F4_H }, |
| 6438 | { .FromReg: 37U, .ToReg: RISCV::F5_H }, |
| 6439 | { .FromReg: 38U, .ToReg: RISCV::F6_H }, |
| 6440 | { .FromReg: 39U, .ToReg: RISCV::F7_H }, |
| 6441 | { .FromReg: 40U, .ToReg: RISCV::F8_H }, |
| 6442 | { .FromReg: 41U, .ToReg: RISCV::F9_H }, |
| 6443 | { .FromReg: 42U, .ToReg: RISCV::F10_H }, |
| 6444 | { .FromReg: 43U, .ToReg: RISCV::F11_H }, |
| 6445 | { .FromReg: 44U, .ToReg: RISCV::F12_H }, |
| 6446 | { .FromReg: 45U, .ToReg: RISCV::F13_H }, |
| 6447 | { .FromReg: 46U, .ToReg: RISCV::F14_H }, |
| 6448 | { .FromReg: 47U, .ToReg: RISCV::F15_H }, |
| 6449 | { .FromReg: 48U, .ToReg: RISCV::F16_H }, |
| 6450 | { .FromReg: 49U, .ToReg: RISCV::F17_H }, |
| 6451 | { .FromReg: 50U, .ToReg: RISCV::F18_H }, |
| 6452 | { .FromReg: 51U, .ToReg: RISCV::F19_H }, |
| 6453 | { .FromReg: 52U, .ToReg: RISCV::F20_H }, |
| 6454 | { .FromReg: 53U, .ToReg: RISCV::F21_H }, |
| 6455 | { .FromReg: 54U, .ToReg: RISCV::F22_H }, |
| 6456 | { .FromReg: 55U, .ToReg: RISCV::F23_H }, |
| 6457 | { .FromReg: 56U, .ToReg: RISCV::F24_H }, |
| 6458 | { .FromReg: 57U, .ToReg: RISCV::F25_H }, |
| 6459 | { .FromReg: 58U, .ToReg: RISCV::F26_H }, |
| 6460 | { .FromReg: 59U, .ToReg: RISCV::F27_H }, |
| 6461 | { .FromReg: 60U, .ToReg: RISCV::F28_H }, |
| 6462 | { .FromReg: 61U, .ToReg: RISCV::F29_H }, |
| 6463 | { .FromReg: 62U, .ToReg: RISCV::F30_H }, |
| 6464 | { .FromReg: 63U, .ToReg: RISCV::F31_H }, |
| 6465 | { .FromReg: 96U, .ToReg: RISCV::V0 }, |
| 6466 | { .FromReg: 97U, .ToReg: RISCV::V1 }, |
| 6467 | { .FromReg: 98U, .ToReg: RISCV::V2 }, |
| 6468 | { .FromReg: 99U, .ToReg: RISCV::V3 }, |
| 6469 | { .FromReg: 100U, .ToReg: RISCV::V4 }, |
| 6470 | { .FromReg: 101U, .ToReg: RISCV::V5 }, |
| 6471 | { .FromReg: 102U, .ToReg: RISCV::V6 }, |
| 6472 | { .FromReg: 103U, .ToReg: RISCV::V7 }, |
| 6473 | { .FromReg: 104U, .ToReg: RISCV::V8 }, |
| 6474 | { .FromReg: 105U, .ToReg: RISCV::V9 }, |
| 6475 | { .FromReg: 106U, .ToReg: RISCV::V10 }, |
| 6476 | { .FromReg: 107U, .ToReg: RISCV::V11 }, |
| 6477 | { .FromReg: 108U, .ToReg: RISCV::V12 }, |
| 6478 | { .FromReg: 109U, .ToReg: RISCV::V13 }, |
| 6479 | { .FromReg: 110U, .ToReg: RISCV::V14 }, |
| 6480 | { .FromReg: 111U, .ToReg: RISCV::V15 }, |
| 6481 | { .FromReg: 112U, .ToReg: RISCV::V16 }, |
| 6482 | { .FromReg: 113U, .ToReg: RISCV::V17 }, |
| 6483 | { .FromReg: 114U, .ToReg: RISCV::V18 }, |
| 6484 | { .FromReg: 115U, .ToReg: RISCV::V19 }, |
| 6485 | { .FromReg: 116U, .ToReg: RISCV::V20 }, |
| 6486 | { .FromReg: 117U, .ToReg: RISCV::V21 }, |
| 6487 | { .FromReg: 118U, .ToReg: RISCV::V22 }, |
| 6488 | { .FromReg: 119U, .ToReg: RISCV::V23 }, |
| 6489 | { .FromReg: 120U, .ToReg: RISCV::V24 }, |
| 6490 | { .FromReg: 121U, .ToReg: RISCV::V25 }, |
| 6491 | { .FromReg: 122U, .ToReg: RISCV::V26 }, |
| 6492 | { .FromReg: 123U, .ToReg: RISCV::V27 }, |
| 6493 | { .FromReg: 124U, .ToReg: RISCV::V28 }, |
| 6494 | { .FromReg: 125U, .ToReg: RISCV::V29 }, |
| 6495 | { .FromReg: 126U, .ToReg: RISCV::V30 }, |
| 6496 | { .FromReg: 127U, .ToReg: RISCV::V31 }, |
| 6497 | { .FromReg: 3072U, .ToReg: RISCV::T0 }, |
| 6498 | { .FromReg: 3073U, .ToReg: RISCV::T1 }, |
| 6499 | { .FromReg: 3074U, .ToReg: RISCV::T2 }, |
| 6500 | { .FromReg: 3075U, .ToReg: RISCV::T3 }, |
| 6501 | { .FromReg: 3076U, .ToReg: RISCV::T4 }, |
| 6502 | { .FromReg: 3077U, .ToReg: RISCV::T5 }, |
| 6503 | { .FromReg: 3078U, .ToReg: RISCV::T6 }, |
| 6504 | { .FromReg: 3079U, .ToReg: RISCV::T7 }, |
| 6505 | { .FromReg: 3080U, .ToReg: RISCV::T8 }, |
| 6506 | { .FromReg: 3081U, .ToReg: RISCV::T9 }, |
| 6507 | { .FromReg: 3082U, .ToReg: RISCV::T10 }, |
| 6508 | { .FromReg: 3083U, .ToReg: RISCV::T11 }, |
| 6509 | { .FromReg: 3084U, .ToReg: RISCV::T12 }, |
| 6510 | { .FromReg: 3085U, .ToReg: RISCV::T13 }, |
| 6511 | { .FromReg: 3086U, .ToReg: RISCV::T14 }, |
| 6512 | { .FromReg: 3087U, .ToReg: RISCV::T15 }, |
| 6513 | { .FromReg: 3088U, .ToReg: RISCV::F0_Q2 }, |
| 6514 | { .FromReg: 3089U, .ToReg: RISCV::F1_Q2 }, |
| 6515 | { .FromReg: 3090U, .ToReg: RISCV::F2_Q2 }, |
| 6516 | { .FromReg: 3091U, .ToReg: RISCV::F3_Q2 }, |
| 6517 | { .FromReg: 3092U, .ToReg: RISCV::F4_Q2 }, |
| 6518 | { .FromReg: 3093U, .ToReg: RISCV::F5_Q2 }, |
| 6519 | { .FromReg: 3094U, .ToReg: RISCV::F6_Q2 }, |
| 6520 | { .FromReg: 3095U, .ToReg: RISCV::F7_Q2 }, |
| 6521 | { .FromReg: 3096U, .ToReg: RISCV::F8_Q2 }, |
| 6522 | { .FromReg: 3097U, .ToReg: RISCV::F9_Q2 }, |
| 6523 | { .FromReg: 3098U, .ToReg: RISCV::F10_Q2 }, |
| 6524 | { .FromReg: 3099U, .ToReg: RISCV::F11_Q2 }, |
| 6525 | { .FromReg: 3100U, .ToReg: RISCV::F12_Q2 }, |
| 6526 | { .FromReg: 3101U, .ToReg: RISCV::F13_Q2 }, |
| 6527 | { .FromReg: 3102U, .ToReg: RISCV::F14_Q2 }, |
| 6528 | { .FromReg: 3103U, .ToReg: RISCV::F15_Q2 }, |
| 6529 | { .FromReg: 3104U, .ToReg: RISCV::F16_Q2 }, |
| 6530 | { .FromReg: 3105U, .ToReg: RISCV::F17_Q2 }, |
| 6531 | { .FromReg: 3106U, .ToReg: RISCV::F18_Q2 }, |
| 6532 | { .FromReg: 3107U, .ToReg: RISCV::F19_Q2 }, |
| 6533 | { .FromReg: 3108U, .ToReg: RISCV::F20_Q2 }, |
| 6534 | { .FromReg: 3109U, .ToReg: RISCV::F21_Q2 }, |
| 6535 | { .FromReg: 3110U, .ToReg: RISCV::F22_Q2 }, |
| 6536 | { .FromReg: 3111U, .ToReg: RISCV::F23_Q2 }, |
| 6537 | { .FromReg: 3112U, .ToReg: RISCV::F24_Q2 }, |
| 6538 | { .FromReg: 3113U, .ToReg: RISCV::F25_Q2 }, |
| 6539 | { .FromReg: 3114U, .ToReg: RISCV::F26_Q2 }, |
| 6540 | { .FromReg: 3115U, .ToReg: RISCV::F27_Q2 }, |
| 6541 | { .FromReg: 3116U, .ToReg: RISCV::F28_Q2 }, |
| 6542 | { .FromReg: 3117U, .ToReg: RISCV::F29_Q2 }, |
| 6543 | { .FromReg: 3118U, .ToReg: RISCV::F30_Q2 }, |
| 6544 | { .FromReg: 3119U, .ToReg: RISCV::F31_Q2 }, |
| 6545 | { .FromReg: 4020U, .ToReg: RISCV::M0 }, |
| 6546 | { .FromReg: 4021U, .ToReg: RISCV::M1 }, |
| 6547 | { .FromReg: 4022U, .ToReg: RISCV::M2 }, |
| 6548 | { .FromReg: 4023U, .ToReg: RISCV::M3 }, |
| 6549 | { .FromReg: 4024U, .ToReg: RISCV::M4 }, |
| 6550 | { .FromReg: 4025U, .ToReg: RISCV::M5 }, |
| 6551 | { .FromReg: 4026U, .ToReg: RISCV::M6 }, |
| 6552 | { .FromReg: 4027U, .ToReg: RISCV::M7 }, |
| 6553 | { .FromReg: 7202U, .ToReg: RISCV::VLENB }, |
| 6554 | }; |
| 6555 | extern const unsigned RISCVDwarfFlavour0Dwarf2LSize = std::size(RISCVDwarfFlavour0Dwarf2L); |
| 6556 | |
| 6557 | extern const MCRegisterInfo::DwarfLLVMRegPair RISCVEHFlavour0Dwarf2L[] = { |
| 6558 | { .FromReg: 0U, .ToReg: RISCV::X0 }, |
| 6559 | { .FromReg: 1U, .ToReg: RISCV::X1 }, |
| 6560 | { .FromReg: 2U, .ToReg: RISCV::X2 }, |
| 6561 | { .FromReg: 3U, .ToReg: RISCV::X3 }, |
| 6562 | { .FromReg: 4U, .ToReg: RISCV::X4 }, |
| 6563 | { .FromReg: 5U, .ToReg: RISCV::X5 }, |
| 6564 | { .FromReg: 6U, .ToReg: RISCV::X6 }, |
| 6565 | { .FromReg: 7U, .ToReg: RISCV::X7 }, |
| 6566 | { .FromReg: 8U, .ToReg: RISCV::X8 }, |
| 6567 | { .FromReg: 9U, .ToReg: RISCV::X9 }, |
| 6568 | { .FromReg: 10U, .ToReg: RISCV::X10 }, |
| 6569 | { .FromReg: 11U, .ToReg: RISCV::X11 }, |
| 6570 | { .FromReg: 12U, .ToReg: RISCV::X12 }, |
| 6571 | { .FromReg: 13U, .ToReg: RISCV::X13 }, |
| 6572 | { .FromReg: 14U, .ToReg: RISCV::X14 }, |
| 6573 | { .FromReg: 15U, .ToReg: RISCV::X15 }, |
| 6574 | { .FromReg: 16U, .ToReg: RISCV::X16 }, |
| 6575 | { .FromReg: 17U, .ToReg: RISCV::X17 }, |
| 6576 | { .FromReg: 18U, .ToReg: RISCV::X18 }, |
| 6577 | { .FromReg: 19U, .ToReg: RISCV::X19 }, |
| 6578 | { .FromReg: 20U, .ToReg: RISCV::X20 }, |
| 6579 | { .FromReg: 21U, .ToReg: RISCV::X21 }, |
| 6580 | { .FromReg: 22U, .ToReg: RISCV::X22 }, |
| 6581 | { .FromReg: 23U, .ToReg: RISCV::X23 }, |
| 6582 | { .FromReg: 24U, .ToReg: RISCV::X24 }, |
| 6583 | { .FromReg: 25U, .ToReg: RISCV::X25 }, |
| 6584 | { .FromReg: 26U, .ToReg: RISCV::X26 }, |
| 6585 | { .FromReg: 27U, .ToReg: RISCV::X27 }, |
| 6586 | { .FromReg: 28U, .ToReg: RISCV::X28 }, |
| 6587 | { .FromReg: 29U, .ToReg: RISCV::X29 }, |
| 6588 | { .FromReg: 30U, .ToReg: RISCV::X30 }, |
| 6589 | { .FromReg: 31U, .ToReg: RISCV::X31 }, |
| 6590 | { .FromReg: 32U, .ToReg: RISCV::F0_H }, |
| 6591 | { .FromReg: 33U, .ToReg: RISCV::F1_H }, |
| 6592 | { .FromReg: 34U, .ToReg: RISCV::F2_H }, |
| 6593 | { .FromReg: 35U, .ToReg: RISCV::F3_H }, |
| 6594 | { .FromReg: 36U, .ToReg: RISCV::F4_H }, |
| 6595 | { .FromReg: 37U, .ToReg: RISCV::F5_H }, |
| 6596 | { .FromReg: 38U, .ToReg: RISCV::F6_H }, |
| 6597 | { .FromReg: 39U, .ToReg: RISCV::F7_H }, |
| 6598 | { .FromReg: 40U, .ToReg: RISCV::F8_H }, |
| 6599 | { .FromReg: 41U, .ToReg: RISCV::F9_H }, |
| 6600 | { .FromReg: 42U, .ToReg: RISCV::F10_H }, |
| 6601 | { .FromReg: 43U, .ToReg: RISCV::F11_H }, |
| 6602 | { .FromReg: 44U, .ToReg: RISCV::F12_H }, |
| 6603 | { .FromReg: 45U, .ToReg: RISCV::F13_H }, |
| 6604 | { .FromReg: 46U, .ToReg: RISCV::F14_H }, |
| 6605 | { .FromReg: 47U, .ToReg: RISCV::F15_H }, |
| 6606 | { .FromReg: 48U, .ToReg: RISCV::F16_H }, |
| 6607 | { .FromReg: 49U, .ToReg: RISCV::F17_H }, |
| 6608 | { .FromReg: 50U, .ToReg: RISCV::F18_H }, |
| 6609 | { .FromReg: 51U, .ToReg: RISCV::F19_H }, |
| 6610 | { .FromReg: 52U, .ToReg: RISCV::F20_H }, |
| 6611 | { .FromReg: 53U, .ToReg: RISCV::F21_H }, |
| 6612 | { .FromReg: 54U, .ToReg: RISCV::F22_H }, |
| 6613 | { .FromReg: 55U, .ToReg: RISCV::F23_H }, |
| 6614 | { .FromReg: 56U, .ToReg: RISCV::F24_H }, |
| 6615 | { .FromReg: 57U, .ToReg: RISCV::F25_H }, |
| 6616 | { .FromReg: 58U, .ToReg: RISCV::F26_H }, |
| 6617 | { .FromReg: 59U, .ToReg: RISCV::F27_H }, |
| 6618 | { .FromReg: 60U, .ToReg: RISCV::F28_H }, |
| 6619 | { .FromReg: 61U, .ToReg: RISCV::F29_H }, |
| 6620 | { .FromReg: 62U, .ToReg: RISCV::F30_H }, |
| 6621 | { .FromReg: 63U, .ToReg: RISCV::F31_H }, |
| 6622 | { .FromReg: 96U, .ToReg: RISCV::V0 }, |
| 6623 | { .FromReg: 97U, .ToReg: RISCV::V1 }, |
| 6624 | { .FromReg: 98U, .ToReg: RISCV::V2 }, |
| 6625 | { .FromReg: 99U, .ToReg: RISCV::V3 }, |
| 6626 | { .FromReg: 100U, .ToReg: RISCV::V4 }, |
| 6627 | { .FromReg: 101U, .ToReg: RISCV::V5 }, |
| 6628 | { .FromReg: 102U, .ToReg: RISCV::V6 }, |
| 6629 | { .FromReg: 103U, .ToReg: RISCV::V7 }, |
| 6630 | { .FromReg: 104U, .ToReg: RISCV::V8 }, |
| 6631 | { .FromReg: 105U, .ToReg: RISCV::V9 }, |
| 6632 | { .FromReg: 106U, .ToReg: RISCV::V10 }, |
| 6633 | { .FromReg: 107U, .ToReg: RISCV::V11 }, |
| 6634 | { .FromReg: 108U, .ToReg: RISCV::V12 }, |
| 6635 | { .FromReg: 109U, .ToReg: RISCV::V13 }, |
| 6636 | { .FromReg: 110U, .ToReg: RISCV::V14 }, |
| 6637 | { .FromReg: 111U, .ToReg: RISCV::V15 }, |
| 6638 | { .FromReg: 112U, .ToReg: RISCV::V16 }, |
| 6639 | { .FromReg: 113U, .ToReg: RISCV::V17 }, |
| 6640 | { .FromReg: 114U, .ToReg: RISCV::V18 }, |
| 6641 | { .FromReg: 115U, .ToReg: RISCV::V19 }, |
| 6642 | { .FromReg: 116U, .ToReg: RISCV::V20 }, |
| 6643 | { .FromReg: 117U, .ToReg: RISCV::V21 }, |
| 6644 | { .FromReg: 118U, .ToReg: RISCV::V22 }, |
| 6645 | { .FromReg: 119U, .ToReg: RISCV::V23 }, |
| 6646 | { .FromReg: 120U, .ToReg: RISCV::V24 }, |
| 6647 | { .FromReg: 121U, .ToReg: RISCV::V25 }, |
| 6648 | { .FromReg: 122U, .ToReg: RISCV::V26 }, |
| 6649 | { .FromReg: 123U, .ToReg: RISCV::V27 }, |
| 6650 | { .FromReg: 124U, .ToReg: RISCV::V28 }, |
| 6651 | { .FromReg: 125U, .ToReg: RISCV::V29 }, |
| 6652 | { .FromReg: 126U, .ToReg: RISCV::V30 }, |
| 6653 | { .FromReg: 127U, .ToReg: RISCV::V31 }, |
| 6654 | { .FromReg: 3072U, .ToReg: RISCV::T0 }, |
| 6655 | { .FromReg: 3073U, .ToReg: RISCV::T1 }, |
| 6656 | { .FromReg: 3074U, .ToReg: RISCV::T2 }, |
| 6657 | { .FromReg: 3075U, .ToReg: RISCV::T3 }, |
| 6658 | { .FromReg: 3076U, .ToReg: RISCV::T4 }, |
| 6659 | { .FromReg: 3077U, .ToReg: RISCV::T5 }, |
| 6660 | { .FromReg: 3078U, .ToReg: RISCV::T6 }, |
| 6661 | { .FromReg: 3079U, .ToReg: RISCV::T7 }, |
| 6662 | { .FromReg: 3080U, .ToReg: RISCV::T8 }, |
| 6663 | { .FromReg: 3081U, .ToReg: RISCV::T9 }, |
| 6664 | { .FromReg: 3082U, .ToReg: RISCV::T10 }, |
| 6665 | { .FromReg: 3083U, .ToReg: RISCV::T11 }, |
| 6666 | { .FromReg: 3084U, .ToReg: RISCV::T12 }, |
| 6667 | { .FromReg: 3085U, .ToReg: RISCV::T13 }, |
| 6668 | { .FromReg: 3086U, .ToReg: RISCV::T14 }, |
| 6669 | { .FromReg: 3087U, .ToReg: RISCV::T15 }, |
| 6670 | { .FromReg: 3088U, .ToReg: RISCV::F0_Q2 }, |
| 6671 | { .FromReg: 3089U, .ToReg: RISCV::F1_Q2 }, |
| 6672 | { .FromReg: 3090U, .ToReg: RISCV::F2_Q2 }, |
| 6673 | { .FromReg: 3091U, .ToReg: RISCV::F3_Q2 }, |
| 6674 | { .FromReg: 3092U, .ToReg: RISCV::F4_Q2 }, |
| 6675 | { .FromReg: 3093U, .ToReg: RISCV::F5_Q2 }, |
| 6676 | { .FromReg: 3094U, .ToReg: RISCV::F6_Q2 }, |
| 6677 | { .FromReg: 3095U, .ToReg: RISCV::F7_Q2 }, |
| 6678 | { .FromReg: 3096U, .ToReg: RISCV::F8_Q2 }, |
| 6679 | { .FromReg: 3097U, .ToReg: RISCV::F9_Q2 }, |
| 6680 | { .FromReg: 3098U, .ToReg: RISCV::F10_Q2 }, |
| 6681 | { .FromReg: 3099U, .ToReg: RISCV::F11_Q2 }, |
| 6682 | { .FromReg: 3100U, .ToReg: RISCV::F12_Q2 }, |
| 6683 | { .FromReg: 3101U, .ToReg: RISCV::F13_Q2 }, |
| 6684 | { .FromReg: 3102U, .ToReg: RISCV::F14_Q2 }, |
| 6685 | { .FromReg: 3103U, .ToReg: RISCV::F15_Q2 }, |
| 6686 | { .FromReg: 3104U, .ToReg: RISCV::F16_Q2 }, |
| 6687 | { .FromReg: 3105U, .ToReg: RISCV::F17_Q2 }, |
| 6688 | { .FromReg: 3106U, .ToReg: RISCV::F18_Q2 }, |
| 6689 | { .FromReg: 3107U, .ToReg: RISCV::F19_Q2 }, |
| 6690 | { .FromReg: 3108U, .ToReg: RISCV::F20_Q2 }, |
| 6691 | { .FromReg: 3109U, .ToReg: RISCV::F21_Q2 }, |
| 6692 | { .FromReg: 3110U, .ToReg: RISCV::F22_Q2 }, |
| 6693 | { .FromReg: 3111U, .ToReg: RISCV::F23_Q2 }, |
| 6694 | { .FromReg: 3112U, .ToReg: RISCV::F24_Q2 }, |
| 6695 | { .FromReg: 3113U, .ToReg: RISCV::F25_Q2 }, |
| 6696 | { .FromReg: 3114U, .ToReg: RISCV::F26_Q2 }, |
| 6697 | { .FromReg: 3115U, .ToReg: RISCV::F27_Q2 }, |
| 6698 | { .FromReg: 3116U, .ToReg: RISCV::F28_Q2 }, |
| 6699 | { .FromReg: 3117U, .ToReg: RISCV::F29_Q2 }, |
| 6700 | { .FromReg: 3118U, .ToReg: RISCV::F30_Q2 }, |
| 6701 | { .FromReg: 3119U, .ToReg: RISCV::F31_Q2 }, |
| 6702 | { .FromReg: 4020U, .ToReg: RISCV::M0 }, |
| 6703 | { .FromReg: 4021U, .ToReg: RISCV::M1 }, |
| 6704 | { .FromReg: 4022U, .ToReg: RISCV::M2 }, |
| 6705 | { .FromReg: 4023U, .ToReg: RISCV::M3 }, |
| 6706 | { .FromReg: 4024U, .ToReg: RISCV::M4 }, |
| 6707 | { .FromReg: 4025U, .ToReg: RISCV::M5 }, |
| 6708 | { .FromReg: 4026U, .ToReg: RISCV::M6 }, |
| 6709 | { .FromReg: 4027U, .ToReg: RISCV::M7 }, |
| 6710 | { .FromReg: 7202U, .ToReg: RISCV::VLENB }, |
| 6711 | }; |
| 6712 | extern const unsigned RISCVEHFlavour0Dwarf2LSize = std::size(RISCVEHFlavour0Dwarf2L); |
| 6713 | |
| 6714 | extern const MCRegisterInfo::DwarfLLVMRegPair RISCVDwarfFlavour0L2Dwarf[] = { |
| 6715 | { .FromReg: RISCV::VLENB, .ToReg: 7202U }, |
| 6716 | { .FromReg: RISCV::M0, .ToReg: 4020U }, |
| 6717 | { .FromReg: RISCV::M1, .ToReg: 4021U }, |
| 6718 | { .FromReg: RISCV::M2, .ToReg: 4022U }, |
| 6719 | { .FromReg: RISCV::M3, .ToReg: 4023U }, |
| 6720 | { .FromReg: RISCV::M4, .ToReg: 4024U }, |
| 6721 | { .FromReg: RISCV::M5, .ToReg: 4025U }, |
| 6722 | { .FromReg: RISCV::M6, .ToReg: 4026U }, |
| 6723 | { .FromReg: RISCV::M7, .ToReg: 4027U }, |
| 6724 | { .FromReg: RISCV::T0, .ToReg: 3072U }, |
| 6725 | { .FromReg: RISCV::T1, .ToReg: 3073U }, |
| 6726 | { .FromReg: RISCV::T2, .ToReg: 3074U }, |
| 6727 | { .FromReg: RISCV::T3, .ToReg: 3075U }, |
| 6728 | { .FromReg: RISCV::T4, .ToReg: 3076U }, |
| 6729 | { .FromReg: RISCV::T5, .ToReg: 3077U }, |
| 6730 | { .FromReg: RISCV::T6, .ToReg: 3078U }, |
| 6731 | { .FromReg: RISCV::T7, .ToReg: 3079U }, |
| 6732 | { .FromReg: RISCV::T8, .ToReg: 3080U }, |
| 6733 | { .FromReg: RISCV::T9, .ToReg: 3081U }, |
| 6734 | { .FromReg: RISCV::T10, .ToReg: 3082U }, |
| 6735 | { .FromReg: RISCV::T11, .ToReg: 3083U }, |
| 6736 | { .FromReg: RISCV::T12, .ToReg: 3084U }, |
| 6737 | { .FromReg: RISCV::T13, .ToReg: 3085U }, |
| 6738 | { .FromReg: RISCV::T14, .ToReg: 3086U }, |
| 6739 | { .FromReg: RISCV::T15, .ToReg: 3087U }, |
| 6740 | { .FromReg: RISCV::V0, .ToReg: 96U }, |
| 6741 | { .FromReg: RISCV::V1, .ToReg: 97U }, |
| 6742 | { .FromReg: RISCV::V2, .ToReg: 98U }, |
| 6743 | { .FromReg: RISCV::V3, .ToReg: 99U }, |
| 6744 | { .FromReg: RISCV::V4, .ToReg: 100U }, |
| 6745 | { .FromReg: RISCV::V5, .ToReg: 101U }, |
| 6746 | { .FromReg: RISCV::V6, .ToReg: 102U }, |
| 6747 | { .FromReg: RISCV::V7, .ToReg: 103U }, |
| 6748 | { .FromReg: RISCV::V8, .ToReg: 104U }, |
| 6749 | { .FromReg: RISCV::V9, .ToReg: 105U }, |
| 6750 | { .FromReg: RISCV::V10, .ToReg: 106U }, |
| 6751 | { .FromReg: RISCV::V11, .ToReg: 107U }, |
| 6752 | { .FromReg: RISCV::V12, .ToReg: 108U }, |
| 6753 | { .FromReg: RISCV::V13, .ToReg: 109U }, |
| 6754 | { .FromReg: RISCV::V14, .ToReg: 110U }, |
| 6755 | { .FromReg: RISCV::V15, .ToReg: 111U }, |
| 6756 | { .FromReg: RISCV::V16, .ToReg: 112U }, |
| 6757 | { .FromReg: RISCV::V17, .ToReg: 113U }, |
| 6758 | { .FromReg: RISCV::V18, .ToReg: 114U }, |
| 6759 | { .FromReg: RISCV::V19, .ToReg: 115U }, |
| 6760 | { .FromReg: RISCV::V20, .ToReg: 116U }, |
| 6761 | { .FromReg: RISCV::V21, .ToReg: 117U }, |
| 6762 | { .FromReg: RISCV::V22, .ToReg: 118U }, |
| 6763 | { .FromReg: RISCV::V23, .ToReg: 119U }, |
| 6764 | { .FromReg: RISCV::V24, .ToReg: 120U }, |
| 6765 | { .FromReg: RISCV::V25, .ToReg: 121U }, |
| 6766 | { .FromReg: RISCV::V26, .ToReg: 122U }, |
| 6767 | { .FromReg: RISCV::V27, .ToReg: 123U }, |
| 6768 | { .FromReg: RISCV::V28, .ToReg: 124U }, |
| 6769 | { .FromReg: RISCV::V29, .ToReg: 125U }, |
| 6770 | { .FromReg: RISCV::V30, .ToReg: 126U }, |
| 6771 | { .FromReg: RISCV::V31, .ToReg: 127U }, |
| 6772 | { .FromReg: RISCV::X0, .ToReg: 0U }, |
| 6773 | { .FromReg: RISCV::X1, .ToReg: 1U }, |
| 6774 | { .FromReg: RISCV::X2, .ToReg: 2U }, |
| 6775 | { .FromReg: RISCV::X3, .ToReg: 3U }, |
| 6776 | { .FromReg: RISCV::X4, .ToReg: 4U }, |
| 6777 | { .FromReg: RISCV::X5, .ToReg: 5U }, |
| 6778 | { .FromReg: RISCV::X6, .ToReg: 6U }, |
| 6779 | { .FromReg: RISCV::X7, .ToReg: 7U }, |
| 6780 | { .FromReg: RISCV::X8, .ToReg: 8U }, |
| 6781 | { .FromReg: RISCV::X9, .ToReg: 9U }, |
| 6782 | { .FromReg: RISCV::X10, .ToReg: 10U }, |
| 6783 | { .FromReg: RISCV::X11, .ToReg: 11U }, |
| 6784 | { .FromReg: RISCV::X12, .ToReg: 12U }, |
| 6785 | { .FromReg: RISCV::X13, .ToReg: 13U }, |
| 6786 | { .FromReg: RISCV::X14, .ToReg: 14U }, |
| 6787 | { .FromReg: RISCV::X15, .ToReg: 15U }, |
| 6788 | { .FromReg: RISCV::X16, .ToReg: 16U }, |
| 6789 | { .FromReg: RISCV::X17, .ToReg: 17U }, |
| 6790 | { .FromReg: RISCV::X18, .ToReg: 18U }, |
| 6791 | { .FromReg: RISCV::X19, .ToReg: 19U }, |
| 6792 | { .FromReg: RISCV::X20, .ToReg: 20U }, |
| 6793 | { .FromReg: RISCV::X21, .ToReg: 21U }, |
| 6794 | { .FromReg: RISCV::X22, .ToReg: 22U }, |
| 6795 | { .FromReg: RISCV::X23, .ToReg: 23U }, |
| 6796 | { .FromReg: RISCV::X24, .ToReg: 24U }, |
| 6797 | { .FromReg: RISCV::X25, .ToReg: 25U }, |
| 6798 | { .FromReg: RISCV::X26, .ToReg: 26U }, |
| 6799 | { .FromReg: RISCV::X27, .ToReg: 27U }, |
| 6800 | { .FromReg: RISCV::X28, .ToReg: 28U }, |
| 6801 | { .FromReg: RISCV::X29, .ToReg: 29U }, |
| 6802 | { .FromReg: RISCV::X30, .ToReg: 30U }, |
| 6803 | { .FromReg: RISCV::X31, .ToReg: 31U }, |
| 6804 | { .FromReg: RISCV::F0_D, .ToReg: 32U }, |
| 6805 | { .FromReg: RISCV::F1_D, .ToReg: 33U }, |
| 6806 | { .FromReg: RISCV::F2_D, .ToReg: 34U }, |
| 6807 | { .FromReg: RISCV::F3_D, .ToReg: 35U }, |
| 6808 | { .FromReg: RISCV::F4_D, .ToReg: 36U }, |
| 6809 | { .FromReg: RISCV::F5_D, .ToReg: 37U }, |
| 6810 | { .FromReg: RISCV::F6_D, .ToReg: 38U }, |
| 6811 | { .FromReg: RISCV::F7_D, .ToReg: 39U }, |
| 6812 | { .FromReg: RISCV::F8_D, .ToReg: 40U }, |
| 6813 | { .FromReg: RISCV::F9_D, .ToReg: 41U }, |
| 6814 | { .FromReg: RISCV::F10_D, .ToReg: 42U }, |
| 6815 | { .FromReg: RISCV::F11_D, .ToReg: 43U }, |
| 6816 | { .FromReg: RISCV::F12_D, .ToReg: 44U }, |
| 6817 | { .FromReg: RISCV::F13_D, .ToReg: 45U }, |
| 6818 | { .FromReg: RISCV::F14_D, .ToReg: 46U }, |
| 6819 | { .FromReg: RISCV::F15_D, .ToReg: 47U }, |
| 6820 | { .FromReg: RISCV::F16_D, .ToReg: 48U }, |
| 6821 | { .FromReg: RISCV::F17_D, .ToReg: 49U }, |
| 6822 | { .FromReg: RISCV::F18_D, .ToReg: 50U }, |
| 6823 | { .FromReg: RISCV::F19_D, .ToReg: 51U }, |
| 6824 | { .FromReg: RISCV::F20_D, .ToReg: 52U }, |
| 6825 | { .FromReg: RISCV::F21_D, .ToReg: 53U }, |
| 6826 | { .FromReg: RISCV::F22_D, .ToReg: 54U }, |
| 6827 | { .FromReg: RISCV::F23_D, .ToReg: 55U }, |
| 6828 | { .FromReg: RISCV::F24_D, .ToReg: 56U }, |
| 6829 | { .FromReg: RISCV::F25_D, .ToReg: 57U }, |
| 6830 | { .FromReg: RISCV::F26_D, .ToReg: 58U }, |
| 6831 | { .FromReg: RISCV::F27_D, .ToReg: 59U }, |
| 6832 | { .FromReg: RISCV::F28_D, .ToReg: 60U }, |
| 6833 | { .FromReg: RISCV::F29_D, .ToReg: 61U }, |
| 6834 | { .FromReg: RISCV::F30_D, .ToReg: 62U }, |
| 6835 | { .FromReg: RISCV::F31_D, .ToReg: 63U }, |
| 6836 | { .FromReg: RISCV::F0_F, .ToReg: 32U }, |
| 6837 | { .FromReg: RISCV::F1_F, .ToReg: 33U }, |
| 6838 | { .FromReg: RISCV::F2_F, .ToReg: 34U }, |
| 6839 | { .FromReg: RISCV::F3_F, .ToReg: 35U }, |
| 6840 | { .FromReg: RISCV::F4_F, .ToReg: 36U }, |
| 6841 | { .FromReg: RISCV::F5_F, .ToReg: 37U }, |
| 6842 | { .FromReg: RISCV::F6_F, .ToReg: 38U }, |
| 6843 | { .FromReg: RISCV::F7_F, .ToReg: 39U }, |
| 6844 | { .FromReg: RISCV::F8_F, .ToReg: 40U }, |
| 6845 | { .FromReg: RISCV::F9_F, .ToReg: 41U }, |
| 6846 | { .FromReg: RISCV::F10_F, .ToReg: 42U }, |
| 6847 | { .FromReg: RISCV::F11_F, .ToReg: 43U }, |
| 6848 | { .FromReg: RISCV::F12_F, .ToReg: 44U }, |
| 6849 | { .FromReg: RISCV::F13_F, .ToReg: 45U }, |
| 6850 | { .FromReg: RISCV::F14_F, .ToReg: 46U }, |
| 6851 | { .FromReg: RISCV::F15_F, .ToReg: 47U }, |
| 6852 | { .FromReg: RISCV::F16_F, .ToReg: 48U }, |
| 6853 | { .FromReg: RISCV::F17_F, .ToReg: 49U }, |
| 6854 | { .FromReg: RISCV::F18_F, .ToReg: 50U }, |
| 6855 | { .FromReg: RISCV::F19_F, .ToReg: 51U }, |
| 6856 | { .FromReg: RISCV::F20_F, .ToReg: 52U }, |
| 6857 | { .FromReg: RISCV::F21_F, .ToReg: 53U }, |
| 6858 | { .FromReg: RISCV::F22_F, .ToReg: 54U }, |
| 6859 | { .FromReg: RISCV::F23_F, .ToReg: 55U }, |
| 6860 | { .FromReg: RISCV::F24_F, .ToReg: 56U }, |
| 6861 | { .FromReg: RISCV::F25_F, .ToReg: 57U }, |
| 6862 | { .FromReg: RISCV::F26_F, .ToReg: 58U }, |
| 6863 | { .FromReg: RISCV::F27_F, .ToReg: 59U }, |
| 6864 | { .FromReg: RISCV::F28_F, .ToReg: 60U }, |
| 6865 | { .FromReg: RISCV::F29_F, .ToReg: 61U }, |
| 6866 | { .FromReg: RISCV::F30_F, .ToReg: 62U }, |
| 6867 | { .FromReg: RISCV::F31_F, .ToReg: 63U }, |
| 6868 | { .FromReg: RISCV::F0_H, .ToReg: 32U }, |
| 6869 | { .FromReg: RISCV::F1_H, .ToReg: 33U }, |
| 6870 | { .FromReg: RISCV::F2_H, .ToReg: 34U }, |
| 6871 | { .FromReg: RISCV::F3_H, .ToReg: 35U }, |
| 6872 | { .FromReg: RISCV::F4_H, .ToReg: 36U }, |
| 6873 | { .FromReg: RISCV::F5_H, .ToReg: 37U }, |
| 6874 | { .FromReg: RISCV::F6_H, .ToReg: 38U }, |
| 6875 | { .FromReg: RISCV::F7_H, .ToReg: 39U }, |
| 6876 | { .FromReg: RISCV::F8_H, .ToReg: 40U }, |
| 6877 | { .FromReg: RISCV::F9_H, .ToReg: 41U }, |
| 6878 | { .FromReg: RISCV::F10_H, .ToReg: 42U }, |
| 6879 | { .FromReg: RISCV::F11_H, .ToReg: 43U }, |
| 6880 | { .FromReg: RISCV::F12_H, .ToReg: 44U }, |
| 6881 | { .FromReg: RISCV::F13_H, .ToReg: 45U }, |
| 6882 | { .FromReg: RISCV::F14_H, .ToReg: 46U }, |
| 6883 | { .FromReg: RISCV::F15_H, .ToReg: 47U }, |
| 6884 | { .FromReg: RISCV::F16_H, .ToReg: 48U }, |
| 6885 | { .FromReg: RISCV::F17_H, .ToReg: 49U }, |
| 6886 | { .FromReg: RISCV::F18_H, .ToReg: 50U }, |
| 6887 | { .FromReg: RISCV::F19_H, .ToReg: 51U }, |
| 6888 | { .FromReg: RISCV::F20_H, .ToReg: 52U }, |
| 6889 | { .FromReg: RISCV::F21_H, .ToReg: 53U }, |
| 6890 | { .FromReg: RISCV::F22_H, .ToReg: 54U }, |
| 6891 | { .FromReg: RISCV::F23_H, .ToReg: 55U }, |
| 6892 | { .FromReg: RISCV::F24_H, .ToReg: 56U }, |
| 6893 | { .FromReg: RISCV::F25_H, .ToReg: 57U }, |
| 6894 | { .FromReg: RISCV::F26_H, .ToReg: 58U }, |
| 6895 | { .FromReg: RISCV::F27_H, .ToReg: 59U }, |
| 6896 | { .FromReg: RISCV::F28_H, .ToReg: 60U }, |
| 6897 | { .FromReg: RISCV::F29_H, .ToReg: 61U }, |
| 6898 | { .FromReg: RISCV::F30_H, .ToReg: 62U }, |
| 6899 | { .FromReg: RISCV::F31_H, .ToReg: 63U }, |
| 6900 | { .FromReg: RISCV::F0_Q, .ToReg: 32U }, |
| 6901 | { .FromReg: RISCV::F1_Q, .ToReg: 33U }, |
| 6902 | { .FromReg: RISCV::F2_Q, .ToReg: 34U }, |
| 6903 | { .FromReg: RISCV::F3_Q, .ToReg: 35U }, |
| 6904 | { .FromReg: RISCV::F4_Q, .ToReg: 36U }, |
| 6905 | { .FromReg: RISCV::F5_Q, .ToReg: 37U }, |
| 6906 | { .FromReg: RISCV::F6_Q, .ToReg: 38U }, |
| 6907 | { .FromReg: RISCV::F7_Q, .ToReg: 39U }, |
| 6908 | { .FromReg: RISCV::F8_Q, .ToReg: 40U }, |
| 6909 | { .FromReg: RISCV::F9_Q, .ToReg: 41U }, |
| 6910 | { .FromReg: RISCV::F10_Q, .ToReg: 42U }, |
| 6911 | { .FromReg: RISCV::F11_Q, .ToReg: 43U }, |
| 6912 | { .FromReg: RISCV::F12_Q, .ToReg: 44U }, |
| 6913 | { .FromReg: RISCV::F13_Q, .ToReg: 45U }, |
| 6914 | { .FromReg: RISCV::F14_Q, .ToReg: 46U }, |
| 6915 | { .FromReg: RISCV::F15_Q, .ToReg: 47U }, |
| 6916 | { .FromReg: RISCV::F16_Q, .ToReg: 48U }, |
| 6917 | { .FromReg: RISCV::F17_Q, .ToReg: 49U }, |
| 6918 | { .FromReg: RISCV::F18_Q, .ToReg: 50U }, |
| 6919 | { .FromReg: RISCV::F19_Q, .ToReg: 51U }, |
| 6920 | { .FromReg: RISCV::F20_Q, .ToReg: 52U }, |
| 6921 | { .FromReg: RISCV::F21_Q, .ToReg: 53U }, |
| 6922 | { .FromReg: RISCV::F22_Q, .ToReg: 54U }, |
| 6923 | { .FromReg: RISCV::F23_Q, .ToReg: 55U }, |
| 6924 | { .FromReg: RISCV::F24_Q, .ToReg: 56U }, |
| 6925 | { .FromReg: RISCV::F25_Q, .ToReg: 57U }, |
| 6926 | { .FromReg: RISCV::F26_Q, .ToReg: 58U }, |
| 6927 | { .FromReg: RISCV::F27_Q, .ToReg: 59U }, |
| 6928 | { .FromReg: RISCV::F28_Q, .ToReg: 60U }, |
| 6929 | { .FromReg: RISCV::F29_Q, .ToReg: 61U }, |
| 6930 | { .FromReg: RISCV::F30_Q, .ToReg: 62U }, |
| 6931 | { .FromReg: RISCV::F31_Q, .ToReg: 63U }, |
| 6932 | { .FromReg: RISCV::X0_Y, .ToReg: 0U }, |
| 6933 | { .FromReg: RISCV::X1_Y, .ToReg: 1U }, |
| 6934 | { .FromReg: RISCV::X2_Y, .ToReg: 2U }, |
| 6935 | { .FromReg: RISCV::X3_Y, .ToReg: 3U }, |
| 6936 | { .FromReg: RISCV::X4_Y, .ToReg: 4U }, |
| 6937 | { .FromReg: RISCV::X5_Y, .ToReg: 5U }, |
| 6938 | { .FromReg: RISCV::X6_Y, .ToReg: 6U }, |
| 6939 | { .FromReg: RISCV::X7_Y, .ToReg: 7U }, |
| 6940 | { .FromReg: RISCV::X8_Y, .ToReg: 8U }, |
| 6941 | { .FromReg: RISCV::X9_Y, .ToReg: 9U }, |
| 6942 | { .FromReg: RISCV::X10_Y, .ToReg: 10U }, |
| 6943 | { .FromReg: RISCV::X11_Y, .ToReg: 11U }, |
| 6944 | { .FromReg: RISCV::X12_Y, .ToReg: 12U }, |
| 6945 | { .FromReg: RISCV::X13_Y, .ToReg: 13U }, |
| 6946 | { .FromReg: RISCV::X14_Y, .ToReg: 14U }, |
| 6947 | { .FromReg: RISCV::X15_Y, .ToReg: 15U }, |
| 6948 | { .FromReg: RISCV::X16_Y, .ToReg: 16U }, |
| 6949 | { .FromReg: RISCV::X17_Y, .ToReg: 17U }, |
| 6950 | { .FromReg: RISCV::X18_Y, .ToReg: 18U }, |
| 6951 | { .FromReg: RISCV::X19_Y, .ToReg: 19U }, |
| 6952 | { .FromReg: RISCV::X20_Y, .ToReg: 20U }, |
| 6953 | { .FromReg: RISCV::X21_Y, .ToReg: 21U }, |
| 6954 | { .FromReg: RISCV::X22_Y, .ToReg: 22U }, |
| 6955 | { .FromReg: RISCV::X23_Y, .ToReg: 23U }, |
| 6956 | { .FromReg: RISCV::X24_Y, .ToReg: 24U }, |
| 6957 | { .FromReg: RISCV::X25_Y, .ToReg: 25U }, |
| 6958 | { .FromReg: RISCV::X26_Y, .ToReg: 26U }, |
| 6959 | { .FromReg: RISCV::X27_Y, .ToReg: 27U }, |
| 6960 | { .FromReg: RISCV::X28_Y, .ToReg: 28U }, |
| 6961 | { .FromReg: RISCV::X29_Y, .ToReg: 29U }, |
| 6962 | { .FromReg: RISCV::X30_Y, .ToReg: 30U }, |
| 6963 | { .FromReg: RISCV::X31_Y, .ToReg: 31U }, |
| 6964 | { .FromReg: RISCV::F0_Q2, .ToReg: 3088U }, |
| 6965 | { .FromReg: RISCV::F1_Q2, .ToReg: 3089U }, |
| 6966 | { .FromReg: RISCV::F2_Q2, .ToReg: 3090U }, |
| 6967 | { .FromReg: RISCV::F3_Q2, .ToReg: 3091U }, |
| 6968 | { .FromReg: RISCV::F4_Q2, .ToReg: 3092U }, |
| 6969 | { .FromReg: RISCV::F5_Q2, .ToReg: 3093U }, |
| 6970 | { .FromReg: RISCV::F6_Q2, .ToReg: 3094U }, |
| 6971 | { .FromReg: RISCV::F7_Q2, .ToReg: 3095U }, |
| 6972 | { .FromReg: RISCV::F8_Q2, .ToReg: 3096U }, |
| 6973 | { .FromReg: RISCV::F9_Q2, .ToReg: 3097U }, |
| 6974 | { .FromReg: RISCV::F10_Q2, .ToReg: 3098U }, |
| 6975 | { .FromReg: RISCV::F11_Q2, .ToReg: 3099U }, |
| 6976 | { .FromReg: RISCV::F12_Q2, .ToReg: 3100U }, |
| 6977 | { .FromReg: RISCV::F13_Q2, .ToReg: 3101U }, |
| 6978 | { .FromReg: RISCV::F14_Q2, .ToReg: 3102U }, |
| 6979 | { .FromReg: RISCV::F15_Q2, .ToReg: 3103U }, |
| 6980 | { .FromReg: RISCV::F16_Q2, .ToReg: 3104U }, |
| 6981 | { .FromReg: RISCV::F17_Q2, .ToReg: 3105U }, |
| 6982 | { .FromReg: RISCV::F18_Q2, .ToReg: 3106U }, |
| 6983 | { .FromReg: RISCV::F19_Q2, .ToReg: 3107U }, |
| 6984 | { .FromReg: RISCV::F20_Q2, .ToReg: 3108U }, |
| 6985 | { .FromReg: RISCV::F21_Q2, .ToReg: 3109U }, |
| 6986 | { .FromReg: RISCV::F22_Q2, .ToReg: 3110U }, |
| 6987 | { .FromReg: RISCV::F23_Q2, .ToReg: 3111U }, |
| 6988 | { .FromReg: RISCV::F24_Q2, .ToReg: 3112U }, |
| 6989 | { .FromReg: RISCV::F25_Q2, .ToReg: 3113U }, |
| 6990 | { .FromReg: RISCV::F26_Q2, .ToReg: 3114U }, |
| 6991 | { .FromReg: RISCV::F27_Q2, .ToReg: 3115U }, |
| 6992 | { .FromReg: RISCV::F28_Q2, .ToReg: 3116U }, |
| 6993 | { .FromReg: RISCV::F29_Q2, .ToReg: 3117U }, |
| 6994 | { .FromReg: RISCV::F30_Q2, .ToReg: 3118U }, |
| 6995 | { .FromReg: RISCV::F31_Q2, .ToReg: 3119U }, |
| 6996 | { .FromReg: RISCV::V0M2, .ToReg: 96U }, |
| 6997 | { .FromReg: RISCV::V0M4, .ToReg: 96U }, |
| 6998 | { .FromReg: RISCV::V0M8, .ToReg: 96U }, |
| 6999 | { .FromReg: RISCV::V2M2, .ToReg: 98U }, |
| 7000 | { .FromReg: RISCV::V4M2, .ToReg: 100U }, |
| 7001 | { .FromReg: RISCV::V4M4, .ToReg: 100U }, |
| 7002 | { .FromReg: RISCV::V6M2, .ToReg: 102U }, |
| 7003 | { .FromReg: RISCV::V8M2, .ToReg: 104U }, |
| 7004 | { .FromReg: RISCV::V8M4, .ToReg: 104U }, |
| 7005 | { .FromReg: RISCV::V8M8, .ToReg: 104U }, |
| 7006 | { .FromReg: RISCV::V10M2, .ToReg: 106U }, |
| 7007 | { .FromReg: RISCV::V12M2, .ToReg: 108U }, |
| 7008 | { .FromReg: RISCV::V12M4, .ToReg: 108U }, |
| 7009 | { .FromReg: RISCV::V14M2, .ToReg: 110U }, |
| 7010 | { .FromReg: RISCV::V16M2, .ToReg: 112U }, |
| 7011 | { .FromReg: RISCV::V16M4, .ToReg: 112U }, |
| 7012 | { .FromReg: RISCV::V16M8, .ToReg: 112U }, |
| 7013 | { .FromReg: RISCV::V18M2, .ToReg: 114U }, |
| 7014 | { .FromReg: RISCV::V20M2, .ToReg: 116U }, |
| 7015 | { .FromReg: RISCV::V20M4, .ToReg: 116U }, |
| 7016 | { .FromReg: RISCV::V22M2, .ToReg: 118U }, |
| 7017 | { .FromReg: RISCV::V24M2, .ToReg: 120U }, |
| 7018 | { .FromReg: RISCV::V24M4, .ToReg: 120U }, |
| 7019 | { .FromReg: RISCV::V24M8, .ToReg: 120U }, |
| 7020 | { .FromReg: RISCV::V26M2, .ToReg: 122U }, |
| 7021 | { .FromReg: RISCV::V28M2, .ToReg: 124U }, |
| 7022 | { .FromReg: RISCV::V28M4, .ToReg: 124U }, |
| 7023 | { .FromReg: RISCV::V30M2, .ToReg: 126U }, |
| 7024 | }; |
| 7025 | extern const unsigned RISCVDwarfFlavour0L2DwarfSize = std::size(RISCVDwarfFlavour0L2Dwarf); |
| 7026 | |
| 7027 | extern const MCRegisterInfo::DwarfLLVMRegPair RISCVEHFlavour0L2Dwarf[] = { |
| 7028 | { .FromReg: RISCV::VLENB, .ToReg: 7202U }, |
| 7029 | { .FromReg: RISCV::M0, .ToReg: 4020U }, |
| 7030 | { .FromReg: RISCV::M1, .ToReg: 4021U }, |
| 7031 | { .FromReg: RISCV::M2, .ToReg: 4022U }, |
| 7032 | { .FromReg: RISCV::M3, .ToReg: 4023U }, |
| 7033 | { .FromReg: RISCV::M4, .ToReg: 4024U }, |
| 7034 | { .FromReg: RISCV::M5, .ToReg: 4025U }, |
| 7035 | { .FromReg: RISCV::M6, .ToReg: 4026U }, |
| 7036 | { .FromReg: RISCV::M7, .ToReg: 4027U }, |
| 7037 | { .FromReg: RISCV::T0, .ToReg: 3072U }, |
| 7038 | { .FromReg: RISCV::T1, .ToReg: 3073U }, |
| 7039 | { .FromReg: RISCV::T2, .ToReg: 3074U }, |
| 7040 | { .FromReg: RISCV::T3, .ToReg: 3075U }, |
| 7041 | { .FromReg: RISCV::T4, .ToReg: 3076U }, |
| 7042 | { .FromReg: RISCV::T5, .ToReg: 3077U }, |
| 7043 | { .FromReg: RISCV::T6, .ToReg: 3078U }, |
| 7044 | { .FromReg: RISCV::T7, .ToReg: 3079U }, |
| 7045 | { .FromReg: RISCV::T8, .ToReg: 3080U }, |
| 7046 | { .FromReg: RISCV::T9, .ToReg: 3081U }, |
| 7047 | { .FromReg: RISCV::T10, .ToReg: 3082U }, |
| 7048 | { .FromReg: RISCV::T11, .ToReg: 3083U }, |
| 7049 | { .FromReg: RISCV::T12, .ToReg: 3084U }, |
| 7050 | { .FromReg: RISCV::T13, .ToReg: 3085U }, |
| 7051 | { .FromReg: RISCV::T14, .ToReg: 3086U }, |
| 7052 | { .FromReg: RISCV::T15, .ToReg: 3087U }, |
| 7053 | { .FromReg: RISCV::V0, .ToReg: 96U }, |
| 7054 | { .FromReg: RISCV::V1, .ToReg: 97U }, |
| 7055 | { .FromReg: RISCV::V2, .ToReg: 98U }, |
| 7056 | { .FromReg: RISCV::V3, .ToReg: 99U }, |
| 7057 | { .FromReg: RISCV::V4, .ToReg: 100U }, |
| 7058 | { .FromReg: RISCV::V5, .ToReg: 101U }, |
| 7059 | { .FromReg: RISCV::V6, .ToReg: 102U }, |
| 7060 | { .FromReg: RISCV::V7, .ToReg: 103U }, |
| 7061 | { .FromReg: RISCV::V8, .ToReg: 104U }, |
| 7062 | { .FromReg: RISCV::V9, .ToReg: 105U }, |
| 7063 | { .FromReg: RISCV::V10, .ToReg: 106U }, |
| 7064 | { .FromReg: RISCV::V11, .ToReg: 107U }, |
| 7065 | { .FromReg: RISCV::V12, .ToReg: 108U }, |
| 7066 | { .FromReg: RISCV::V13, .ToReg: 109U }, |
| 7067 | { .FromReg: RISCV::V14, .ToReg: 110U }, |
| 7068 | { .FromReg: RISCV::V15, .ToReg: 111U }, |
| 7069 | { .FromReg: RISCV::V16, .ToReg: 112U }, |
| 7070 | { .FromReg: RISCV::V17, .ToReg: 113U }, |
| 7071 | { .FromReg: RISCV::V18, .ToReg: 114U }, |
| 7072 | { .FromReg: RISCV::V19, .ToReg: 115U }, |
| 7073 | { .FromReg: RISCV::V20, .ToReg: 116U }, |
| 7074 | { .FromReg: RISCV::V21, .ToReg: 117U }, |
| 7075 | { .FromReg: RISCV::V22, .ToReg: 118U }, |
| 7076 | { .FromReg: RISCV::V23, .ToReg: 119U }, |
| 7077 | { .FromReg: RISCV::V24, .ToReg: 120U }, |
| 7078 | { .FromReg: RISCV::V25, .ToReg: 121U }, |
| 7079 | { .FromReg: RISCV::V26, .ToReg: 122U }, |
| 7080 | { .FromReg: RISCV::V27, .ToReg: 123U }, |
| 7081 | { .FromReg: RISCV::V28, .ToReg: 124U }, |
| 7082 | { .FromReg: RISCV::V29, .ToReg: 125U }, |
| 7083 | { .FromReg: RISCV::V30, .ToReg: 126U }, |
| 7084 | { .FromReg: RISCV::V31, .ToReg: 127U }, |
| 7085 | { .FromReg: RISCV::X0, .ToReg: 0U }, |
| 7086 | { .FromReg: RISCV::X1, .ToReg: 1U }, |
| 7087 | { .FromReg: RISCV::X2, .ToReg: 2U }, |
| 7088 | { .FromReg: RISCV::X3, .ToReg: 3U }, |
| 7089 | { .FromReg: RISCV::X4, .ToReg: 4U }, |
| 7090 | { .FromReg: RISCV::X5, .ToReg: 5U }, |
| 7091 | { .FromReg: RISCV::X6, .ToReg: 6U }, |
| 7092 | { .FromReg: RISCV::X7, .ToReg: 7U }, |
| 7093 | { .FromReg: RISCV::X8, .ToReg: 8U }, |
| 7094 | { .FromReg: RISCV::X9, .ToReg: 9U }, |
| 7095 | { .FromReg: RISCV::X10, .ToReg: 10U }, |
| 7096 | { .FromReg: RISCV::X11, .ToReg: 11U }, |
| 7097 | { .FromReg: RISCV::X12, .ToReg: 12U }, |
| 7098 | { .FromReg: RISCV::X13, .ToReg: 13U }, |
| 7099 | { .FromReg: RISCV::X14, .ToReg: 14U }, |
| 7100 | { .FromReg: RISCV::X15, .ToReg: 15U }, |
| 7101 | { .FromReg: RISCV::X16, .ToReg: 16U }, |
| 7102 | { .FromReg: RISCV::X17, .ToReg: 17U }, |
| 7103 | { .FromReg: RISCV::X18, .ToReg: 18U }, |
| 7104 | { .FromReg: RISCV::X19, .ToReg: 19U }, |
| 7105 | { .FromReg: RISCV::X20, .ToReg: 20U }, |
| 7106 | { .FromReg: RISCV::X21, .ToReg: 21U }, |
| 7107 | { .FromReg: RISCV::X22, .ToReg: 22U }, |
| 7108 | { .FromReg: RISCV::X23, .ToReg: 23U }, |
| 7109 | { .FromReg: RISCV::X24, .ToReg: 24U }, |
| 7110 | { .FromReg: RISCV::X25, .ToReg: 25U }, |
| 7111 | { .FromReg: RISCV::X26, .ToReg: 26U }, |
| 7112 | { .FromReg: RISCV::X27, .ToReg: 27U }, |
| 7113 | { .FromReg: RISCV::X28, .ToReg: 28U }, |
| 7114 | { .FromReg: RISCV::X29, .ToReg: 29U }, |
| 7115 | { .FromReg: RISCV::X30, .ToReg: 30U }, |
| 7116 | { .FromReg: RISCV::X31, .ToReg: 31U }, |
| 7117 | { .FromReg: RISCV::F0_D, .ToReg: 32U }, |
| 7118 | { .FromReg: RISCV::F1_D, .ToReg: 33U }, |
| 7119 | { .FromReg: RISCV::F2_D, .ToReg: 34U }, |
| 7120 | { .FromReg: RISCV::F3_D, .ToReg: 35U }, |
| 7121 | { .FromReg: RISCV::F4_D, .ToReg: 36U }, |
| 7122 | { .FromReg: RISCV::F5_D, .ToReg: 37U }, |
| 7123 | { .FromReg: RISCV::F6_D, .ToReg: 38U }, |
| 7124 | { .FromReg: RISCV::F7_D, .ToReg: 39U }, |
| 7125 | { .FromReg: RISCV::F8_D, .ToReg: 40U }, |
| 7126 | { .FromReg: RISCV::F9_D, .ToReg: 41U }, |
| 7127 | { .FromReg: RISCV::F10_D, .ToReg: 42U }, |
| 7128 | { .FromReg: RISCV::F11_D, .ToReg: 43U }, |
| 7129 | { .FromReg: RISCV::F12_D, .ToReg: 44U }, |
| 7130 | { .FromReg: RISCV::F13_D, .ToReg: 45U }, |
| 7131 | { .FromReg: RISCV::F14_D, .ToReg: 46U }, |
| 7132 | { .FromReg: RISCV::F15_D, .ToReg: 47U }, |
| 7133 | { .FromReg: RISCV::F16_D, .ToReg: 48U }, |
| 7134 | { .FromReg: RISCV::F17_D, .ToReg: 49U }, |
| 7135 | { .FromReg: RISCV::F18_D, .ToReg: 50U }, |
| 7136 | { .FromReg: RISCV::F19_D, .ToReg: 51U }, |
| 7137 | { .FromReg: RISCV::F20_D, .ToReg: 52U }, |
| 7138 | { .FromReg: RISCV::F21_D, .ToReg: 53U }, |
| 7139 | { .FromReg: RISCV::F22_D, .ToReg: 54U }, |
| 7140 | { .FromReg: RISCV::F23_D, .ToReg: 55U }, |
| 7141 | { .FromReg: RISCV::F24_D, .ToReg: 56U }, |
| 7142 | { .FromReg: RISCV::F25_D, .ToReg: 57U }, |
| 7143 | { .FromReg: RISCV::F26_D, .ToReg: 58U }, |
| 7144 | { .FromReg: RISCV::F27_D, .ToReg: 59U }, |
| 7145 | { .FromReg: RISCV::F28_D, .ToReg: 60U }, |
| 7146 | { .FromReg: RISCV::F29_D, .ToReg: 61U }, |
| 7147 | { .FromReg: RISCV::F30_D, .ToReg: 62U }, |
| 7148 | { .FromReg: RISCV::F31_D, .ToReg: 63U }, |
| 7149 | { .FromReg: RISCV::F0_F, .ToReg: 32U }, |
| 7150 | { .FromReg: RISCV::F1_F, .ToReg: 33U }, |
| 7151 | { .FromReg: RISCV::F2_F, .ToReg: 34U }, |
| 7152 | { .FromReg: RISCV::F3_F, .ToReg: 35U }, |
| 7153 | { .FromReg: RISCV::F4_F, .ToReg: 36U }, |
| 7154 | { .FromReg: RISCV::F5_F, .ToReg: 37U }, |
| 7155 | { .FromReg: RISCV::F6_F, .ToReg: 38U }, |
| 7156 | { .FromReg: RISCV::F7_F, .ToReg: 39U }, |
| 7157 | { .FromReg: RISCV::F8_F, .ToReg: 40U }, |
| 7158 | { .FromReg: RISCV::F9_F, .ToReg: 41U }, |
| 7159 | { .FromReg: RISCV::F10_F, .ToReg: 42U }, |
| 7160 | { .FromReg: RISCV::F11_F, .ToReg: 43U }, |
| 7161 | { .FromReg: RISCV::F12_F, .ToReg: 44U }, |
| 7162 | { .FromReg: RISCV::F13_F, .ToReg: 45U }, |
| 7163 | { .FromReg: RISCV::F14_F, .ToReg: 46U }, |
| 7164 | { .FromReg: RISCV::F15_F, .ToReg: 47U }, |
| 7165 | { .FromReg: RISCV::F16_F, .ToReg: 48U }, |
| 7166 | { .FromReg: RISCV::F17_F, .ToReg: 49U }, |
| 7167 | { .FromReg: RISCV::F18_F, .ToReg: 50U }, |
| 7168 | { .FromReg: RISCV::F19_F, .ToReg: 51U }, |
| 7169 | { .FromReg: RISCV::F20_F, .ToReg: 52U }, |
| 7170 | { .FromReg: RISCV::F21_F, .ToReg: 53U }, |
| 7171 | { .FromReg: RISCV::F22_F, .ToReg: 54U }, |
| 7172 | { .FromReg: RISCV::F23_F, .ToReg: 55U }, |
| 7173 | { .FromReg: RISCV::F24_F, .ToReg: 56U }, |
| 7174 | { .FromReg: RISCV::F25_F, .ToReg: 57U }, |
| 7175 | { .FromReg: RISCV::F26_F, .ToReg: 58U }, |
| 7176 | { .FromReg: RISCV::F27_F, .ToReg: 59U }, |
| 7177 | { .FromReg: RISCV::F28_F, .ToReg: 60U }, |
| 7178 | { .FromReg: RISCV::F29_F, .ToReg: 61U }, |
| 7179 | { .FromReg: RISCV::F30_F, .ToReg: 62U }, |
| 7180 | { .FromReg: RISCV::F31_F, .ToReg: 63U }, |
| 7181 | { .FromReg: RISCV::F0_H, .ToReg: 32U }, |
| 7182 | { .FromReg: RISCV::F1_H, .ToReg: 33U }, |
| 7183 | { .FromReg: RISCV::F2_H, .ToReg: 34U }, |
| 7184 | { .FromReg: RISCV::F3_H, .ToReg: 35U }, |
| 7185 | { .FromReg: RISCV::F4_H, .ToReg: 36U }, |
| 7186 | { .FromReg: RISCV::F5_H, .ToReg: 37U }, |
| 7187 | { .FromReg: RISCV::F6_H, .ToReg: 38U }, |
| 7188 | { .FromReg: RISCV::F7_H, .ToReg: 39U }, |
| 7189 | { .FromReg: RISCV::F8_H, .ToReg: 40U }, |
| 7190 | { .FromReg: RISCV::F9_H, .ToReg: 41U }, |
| 7191 | { .FromReg: RISCV::F10_H, .ToReg: 42U }, |
| 7192 | { .FromReg: RISCV::F11_H, .ToReg: 43U }, |
| 7193 | { .FromReg: RISCV::F12_H, .ToReg: 44U }, |
| 7194 | { .FromReg: RISCV::F13_H, .ToReg: 45U }, |
| 7195 | { .FromReg: RISCV::F14_H, .ToReg: 46U }, |
| 7196 | { .FromReg: RISCV::F15_H, .ToReg: 47U }, |
| 7197 | { .FromReg: RISCV::F16_H, .ToReg: 48U }, |
| 7198 | { .FromReg: RISCV::F17_H, .ToReg: 49U }, |
| 7199 | { .FromReg: RISCV::F18_H, .ToReg: 50U }, |
| 7200 | { .FromReg: RISCV::F19_H, .ToReg: 51U }, |
| 7201 | { .FromReg: RISCV::F20_H, .ToReg: 52U }, |
| 7202 | { .FromReg: RISCV::F21_H, .ToReg: 53U }, |
| 7203 | { .FromReg: RISCV::F22_H, .ToReg: 54U }, |
| 7204 | { .FromReg: RISCV::F23_H, .ToReg: 55U }, |
| 7205 | { .FromReg: RISCV::F24_H, .ToReg: 56U }, |
| 7206 | { .FromReg: RISCV::F25_H, .ToReg: 57U }, |
| 7207 | { .FromReg: RISCV::F26_H, .ToReg: 58U }, |
| 7208 | { .FromReg: RISCV::F27_H, .ToReg: 59U }, |
| 7209 | { .FromReg: RISCV::F28_H, .ToReg: 60U }, |
| 7210 | { .FromReg: RISCV::F29_H, .ToReg: 61U }, |
| 7211 | { .FromReg: RISCV::F30_H, .ToReg: 62U }, |
| 7212 | { .FromReg: RISCV::F31_H, .ToReg: 63U }, |
| 7213 | { .FromReg: RISCV::F0_Q, .ToReg: 32U }, |
| 7214 | { .FromReg: RISCV::F1_Q, .ToReg: 33U }, |
| 7215 | { .FromReg: RISCV::F2_Q, .ToReg: 34U }, |
| 7216 | { .FromReg: RISCV::F3_Q, .ToReg: 35U }, |
| 7217 | { .FromReg: RISCV::F4_Q, .ToReg: 36U }, |
| 7218 | { .FromReg: RISCV::F5_Q, .ToReg: 37U }, |
| 7219 | { .FromReg: RISCV::F6_Q, .ToReg: 38U }, |
| 7220 | { .FromReg: RISCV::F7_Q, .ToReg: 39U }, |
| 7221 | { .FromReg: RISCV::F8_Q, .ToReg: 40U }, |
| 7222 | { .FromReg: RISCV::F9_Q, .ToReg: 41U }, |
| 7223 | { .FromReg: RISCV::F10_Q, .ToReg: 42U }, |
| 7224 | { .FromReg: RISCV::F11_Q, .ToReg: 43U }, |
| 7225 | { .FromReg: RISCV::F12_Q, .ToReg: 44U }, |
| 7226 | { .FromReg: RISCV::F13_Q, .ToReg: 45U }, |
| 7227 | { .FromReg: RISCV::F14_Q, .ToReg: 46U }, |
| 7228 | { .FromReg: RISCV::F15_Q, .ToReg: 47U }, |
| 7229 | { .FromReg: RISCV::F16_Q, .ToReg: 48U }, |
| 7230 | { .FromReg: RISCV::F17_Q, .ToReg: 49U }, |
| 7231 | { .FromReg: RISCV::F18_Q, .ToReg: 50U }, |
| 7232 | { .FromReg: RISCV::F19_Q, .ToReg: 51U }, |
| 7233 | { .FromReg: RISCV::F20_Q, .ToReg: 52U }, |
| 7234 | { .FromReg: RISCV::F21_Q, .ToReg: 53U }, |
| 7235 | { .FromReg: RISCV::F22_Q, .ToReg: 54U }, |
| 7236 | { .FromReg: RISCV::F23_Q, .ToReg: 55U }, |
| 7237 | { .FromReg: RISCV::F24_Q, .ToReg: 56U }, |
| 7238 | { .FromReg: RISCV::F25_Q, .ToReg: 57U }, |
| 7239 | { .FromReg: RISCV::F26_Q, .ToReg: 58U }, |
| 7240 | { .FromReg: RISCV::F27_Q, .ToReg: 59U }, |
| 7241 | { .FromReg: RISCV::F28_Q, .ToReg: 60U }, |
| 7242 | { .FromReg: RISCV::F29_Q, .ToReg: 61U }, |
| 7243 | { .FromReg: RISCV::F30_Q, .ToReg: 62U }, |
| 7244 | { .FromReg: RISCV::F31_Q, .ToReg: 63U }, |
| 7245 | { .FromReg: RISCV::X0_Y, .ToReg: 0U }, |
| 7246 | { .FromReg: RISCV::X1_Y, .ToReg: 1U }, |
| 7247 | { .FromReg: RISCV::X2_Y, .ToReg: 2U }, |
| 7248 | { .FromReg: RISCV::X3_Y, .ToReg: 3U }, |
| 7249 | { .FromReg: RISCV::X4_Y, .ToReg: 4U }, |
| 7250 | { .FromReg: RISCV::X5_Y, .ToReg: 5U }, |
| 7251 | { .FromReg: RISCV::X6_Y, .ToReg: 6U }, |
| 7252 | { .FromReg: RISCV::X7_Y, .ToReg: 7U }, |
| 7253 | { .FromReg: RISCV::X8_Y, .ToReg: 8U }, |
| 7254 | { .FromReg: RISCV::X9_Y, .ToReg: 9U }, |
| 7255 | { .FromReg: RISCV::X10_Y, .ToReg: 10U }, |
| 7256 | { .FromReg: RISCV::X11_Y, .ToReg: 11U }, |
| 7257 | { .FromReg: RISCV::X12_Y, .ToReg: 12U }, |
| 7258 | { .FromReg: RISCV::X13_Y, .ToReg: 13U }, |
| 7259 | { .FromReg: RISCV::X14_Y, .ToReg: 14U }, |
| 7260 | { .FromReg: RISCV::X15_Y, .ToReg: 15U }, |
| 7261 | { .FromReg: RISCV::X16_Y, .ToReg: 16U }, |
| 7262 | { .FromReg: RISCV::X17_Y, .ToReg: 17U }, |
| 7263 | { .FromReg: RISCV::X18_Y, .ToReg: 18U }, |
| 7264 | { .FromReg: RISCV::X19_Y, .ToReg: 19U }, |
| 7265 | { .FromReg: RISCV::X20_Y, .ToReg: 20U }, |
| 7266 | { .FromReg: RISCV::X21_Y, .ToReg: 21U }, |
| 7267 | { .FromReg: RISCV::X22_Y, .ToReg: 22U }, |
| 7268 | { .FromReg: RISCV::X23_Y, .ToReg: 23U }, |
| 7269 | { .FromReg: RISCV::X24_Y, .ToReg: 24U }, |
| 7270 | { .FromReg: RISCV::X25_Y, .ToReg: 25U }, |
| 7271 | { .FromReg: RISCV::X26_Y, .ToReg: 26U }, |
| 7272 | { .FromReg: RISCV::X27_Y, .ToReg: 27U }, |
| 7273 | { .FromReg: RISCV::X28_Y, .ToReg: 28U }, |
| 7274 | { .FromReg: RISCV::X29_Y, .ToReg: 29U }, |
| 7275 | { .FromReg: RISCV::X30_Y, .ToReg: 30U }, |
| 7276 | { .FromReg: RISCV::X31_Y, .ToReg: 31U }, |
| 7277 | { .FromReg: RISCV::F0_Q2, .ToReg: 3088U }, |
| 7278 | { .FromReg: RISCV::F1_Q2, .ToReg: 3089U }, |
| 7279 | { .FromReg: RISCV::F2_Q2, .ToReg: 3090U }, |
| 7280 | { .FromReg: RISCV::F3_Q2, .ToReg: 3091U }, |
| 7281 | { .FromReg: RISCV::F4_Q2, .ToReg: 3092U }, |
| 7282 | { .FromReg: RISCV::F5_Q2, .ToReg: 3093U }, |
| 7283 | { .FromReg: RISCV::F6_Q2, .ToReg: 3094U }, |
| 7284 | { .FromReg: RISCV::F7_Q2, .ToReg: 3095U }, |
| 7285 | { .FromReg: RISCV::F8_Q2, .ToReg: 3096U }, |
| 7286 | { .FromReg: RISCV::F9_Q2, .ToReg: 3097U }, |
| 7287 | { .FromReg: RISCV::F10_Q2, .ToReg: 3098U }, |
| 7288 | { .FromReg: RISCV::F11_Q2, .ToReg: 3099U }, |
| 7289 | { .FromReg: RISCV::F12_Q2, .ToReg: 3100U }, |
| 7290 | { .FromReg: RISCV::F13_Q2, .ToReg: 3101U }, |
| 7291 | { .FromReg: RISCV::F14_Q2, .ToReg: 3102U }, |
| 7292 | { .FromReg: RISCV::F15_Q2, .ToReg: 3103U }, |
| 7293 | { .FromReg: RISCV::F16_Q2, .ToReg: 3104U }, |
| 7294 | { .FromReg: RISCV::F17_Q2, .ToReg: 3105U }, |
| 7295 | { .FromReg: RISCV::F18_Q2, .ToReg: 3106U }, |
| 7296 | { .FromReg: RISCV::F19_Q2, .ToReg: 3107U }, |
| 7297 | { .FromReg: RISCV::F20_Q2, .ToReg: 3108U }, |
| 7298 | { .FromReg: RISCV::F21_Q2, .ToReg: 3109U }, |
| 7299 | { .FromReg: RISCV::F22_Q2, .ToReg: 3110U }, |
| 7300 | { .FromReg: RISCV::F23_Q2, .ToReg: 3111U }, |
| 7301 | { .FromReg: RISCV::F24_Q2, .ToReg: 3112U }, |
| 7302 | { .FromReg: RISCV::F25_Q2, .ToReg: 3113U }, |
| 7303 | { .FromReg: RISCV::F26_Q2, .ToReg: 3114U }, |
| 7304 | { .FromReg: RISCV::F27_Q2, .ToReg: 3115U }, |
| 7305 | { .FromReg: RISCV::F28_Q2, .ToReg: 3116U }, |
| 7306 | { .FromReg: RISCV::F29_Q2, .ToReg: 3117U }, |
| 7307 | { .FromReg: RISCV::F30_Q2, .ToReg: 3118U }, |
| 7308 | { .FromReg: RISCV::F31_Q2, .ToReg: 3119U }, |
| 7309 | { .FromReg: RISCV::V0M2, .ToReg: 96U }, |
| 7310 | { .FromReg: RISCV::V0M4, .ToReg: 96U }, |
| 7311 | { .FromReg: RISCV::V0M8, .ToReg: 96U }, |
| 7312 | { .FromReg: RISCV::V2M2, .ToReg: 98U }, |
| 7313 | { .FromReg: RISCV::V4M2, .ToReg: 100U }, |
| 7314 | { .FromReg: RISCV::V4M4, .ToReg: 100U }, |
| 7315 | { .FromReg: RISCV::V6M2, .ToReg: 102U }, |
| 7316 | { .FromReg: RISCV::V8M2, .ToReg: 104U }, |
| 7317 | { .FromReg: RISCV::V8M4, .ToReg: 104U }, |
| 7318 | { .FromReg: RISCV::V8M8, .ToReg: 104U }, |
| 7319 | { .FromReg: RISCV::V10M2, .ToReg: 106U }, |
| 7320 | { .FromReg: RISCV::V12M2, .ToReg: 108U }, |
| 7321 | { .FromReg: RISCV::V12M4, .ToReg: 108U }, |
| 7322 | { .FromReg: RISCV::V14M2, .ToReg: 110U }, |
| 7323 | { .FromReg: RISCV::V16M2, .ToReg: 112U }, |
| 7324 | { .FromReg: RISCV::V16M4, .ToReg: 112U }, |
| 7325 | { .FromReg: RISCV::V16M8, .ToReg: 112U }, |
| 7326 | { .FromReg: RISCV::V18M2, .ToReg: 114U }, |
| 7327 | { .FromReg: RISCV::V20M2, .ToReg: 116U }, |
| 7328 | { .FromReg: RISCV::V20M4, .ToReg: 116U }, |
| 7329 | { .FromReg: RISCV::V22M2, .ToReg: 118U }, |
| 7330 | { .FromReg: RISCV::V24M2, .ToReg: 120U }, |
| 7331 | { .FromReg: RISCV::V24M4, .ToReg: 120U }, |
| 7332 | { .FromReg: RISCV::V24M8, .ToReg: 120U }, |
| 7333 | { .FromReg: RISCV::V26M2, .ToReg: 122U }, |
| 7334 | { .FromReg: RISCV::V28M2, .ToReg: 124U }, |
| 7335 | { .FromReg: RISCV::V28M4, .ToReg: 124U }, |
| 7336 | { .FromReg: RISCV::V30M2, .ToReg: 126U }, |
| 7337 | }; |
| 7338 | extern const unsigned RISCVEHFlavour0L2DwarfSize = std::size(RISCVEHFlavour0L2Dwarf); |
| 7339 | |
| 7340 | extern const uint16_t RISCVRegEncodingTable[] = { |
| 7341 | 0, |
| 7342 | 0, |
| 7343 | 0, |
| 7344 | 0, |
| 7345 | 0, |
| 7346 | 0, |
| 7347 | 0, |
| 7348 | 0, |
| 7349 | 0, |
| 7350 | 0, |
| 7351 | 0, |
| 7352 | 0, |
| 7353 | 1, |
| 7354 | 2, |
| 7355 | 3, |
| 7356 | 4, |
| 7357 | 5, |
| 7358 | 6, |
| 7359 | 7, |
| 7360 | 0, |
| 7361 | 1, |
| 7362 | 2, |
| 7363 | 3, |
| 7364 | 4, |
| 7365 | 5, |
| 7366 | 6, |
| 7367 | 7, |
| 7368 | 8, |
| 7369 | 9, |
| 7370 | 10, |
| 7371 | 11, |
| 7372 | 12, |
| 7373 | 13, |
| 7374 | 14, |
| 7375 | 15, |
| 7376 | 0, |
| 7377 | 1, |
| 7378 | 2, |
| 7379 | 3, |
| 7380 | 4, |
| 7381 | 5, |
| 7382 | 6, |
| 7383 | 7, |
| 7384 | 8, |
| 7385 | 9, |
| 7386 | 10, |
| 7387 | 11, |
| 7388 | 12, |
| 7389 | 13, |
| 7390 | 14, |
| 7391 | 15, |
| 7392 | 16, |
| 7393 | 17, |
| 7394 | 18, |
| 7395 | 19, |
| 7396 | 20, |
| 7397 | 21, |
| 7398 | 22, |
| 7399 | 23, |
| 7400 | 24, |
| 7401 | 25, |
| 7402 | 26, |
| 7403 | 27, |
| 7404 | 28, |
| 7405 | 29, |
| 7406 | 30, |
| 7407 | 31, |
| 7408 | 0, |
| 7409 | 1, |
| 7410 | 2, |
| 7411 | 3, |
| 7412 | 4, |
| 7413 | 5, |
| 7414 | 6, |
| 7415 | 7, |
| 7416 | 8, |
| 7417 | 9, |
| 7418 | 10, |
| 7419 | 11, |
| 7420 | 12, |
| 7421 | 13, |
| 7422 | 14, |
| 7423 | 15, |
| 7424 | 16, |
| 7425 | 17, |
| 7426 | 18, |
| 7427 | 19, |
| 7428 | 20, |
| 7429 | 21, |
| 7430 | 22, |
| 7431 | 23, |
| 7432 | 24, |
| 7433 | 25, |
| 7434 | 26, |
| 7435 | 27, |
| 7436 | 28, |
| 7437 | 29, |
| 7438 | 30, |
| 7439 | 31, |
| 7440 | 0, |
| 7441 | 1, |
| 7442 | 2, |
| 7443 | 3, |
| 7444 | 4, |
| 7445 | 5, |
| 7446 | 6, |
| 7447 | 7, |
| 7448 | 8, |
| 7449 | 9, |
| 7450 | 10, |
| 7451 | 11, |
| 7452 | 12, |
| 7453 | 13, |
| 7454 | 14, |
| 7455 | 15, |
| 7456 | 16, |
| 7457 | 17, |
| 7458 | 18, |
| 7459 | 19, |
| 7460 | 20, |
| 7461 | 21, |
| 7462 | 22, |
| 7463 | 23, |
| 7464 | 24, |
| 7465 | 25, |
| 7466 | 26, |
| 7467 | 27, |
| 7468 | 28, |
| 7469 | 29, |
| 7470 | 30, |
| 7471 | 31, |
| 7472 | 0, |
| 7473 | 1, |
| 7474 | 2, |
| 7475 | 3, |
| 7476 | 4, |
| 7477 | 5, |
| 7478 | 6, |
| 7479 | 7, |
| 7480 | 8, |
| 7481 | 9, |
| 7482 | 10, |
| 7483 | 11, |
| 7484 | 12, |
| 7485 | 13, |
| 7486 | 14, |
| 7487 | 15, |
| 7488 | 16, |
| 7489 | 17, |
| 7490 | 18, |
| 7491 | 19, |
| 7492 | 20, |
| 7493 | 21, |
| 7494 | 22, |
| 7495 | 23, |
| 7496 | 24, |
| 7497 | 25, |
| 7498 | 26, |
| 7499 | 27, |
| 7500 | 28, |
| 7501 | 29, |
| 7502 | 30, |
| 7503 | 31, |
| 7504 | 0, |
| 7505 | 1, |
| 7506 | 2, |
| 7507 | 3, |
| 7508 | 4, |
| 7509 | 5, |
| 7510 | 6, |
| 7511 | 7, |
| 7512 | 8, |
| 7513 | 9, |
| 7514 | 10, |
| 7515 | 11, |
| 7516 | 12, |
| 7517 | 13, |
| 7518 | 14, |
| 7519 | 15, |
| 7520 | 16, |
| 7521 | 17, |
| 7522 | 18, |
| 7523 | 19, |
| 7524 | 20, |
| 7525 | 21, |
| 7526 | 22, |
| 7527 | 23, |
| 7528 | 24, |
| 7529 | 25, |
| 7530 | 26, |
| 7531 | 27, |
| 7532 | 28, |
| 7533 | 29, |
| 7534 | 30, |
| 7535 | 31, |
| 7536 | 0, |
| 7537 | 1, |
| 7538 | 2, |
| 7539 | 3, |
| 7540 | 4, |
| 7541 | 5, |
| 7542 | 6, |
| 7543 | 7, |
| 7544 | 8, |
| 7545 | 9, |
| 7546 | 10, |
| 7547 | 11, |
| 7548 | 12, |
| 7549 | 13, |
| 7550 | 14, |
| 7551 | 15, |
| 7552 | 16, |
| 7553 | 17, |
| 7554 | 18, |
| 7555 | 19, |
| 7556 | 20, |
| 7557 | 21, |
| 7558 | 22, |
| 7559 | 23, |
| 7560 | 24, |
| 7561 | 25, |
| 7562 | 26, |
| 7563 | 27, |
| 7564 | 28, |
| 7565 | 29, |
| 7566 | 30, |
| 7567 | 31, |
| 7568 | 0, |
| 7569 | 1, |
| 7570 | 2, |
| 7571 | 3, |
| 7572 | 4, |
| 7573 | 5, |
| 7574 | 6, |
| 7575 | 7, |
| 7576 | 8, |
| 7577 | 9, |
| 7578 | 10, |
| 7579 | 11, |
| 7580 | 12, |
| 7581 | 13, |
| 7582 | 14, |
| 7583 | 15, |
| 7584 | 16, |
| 7585 | 17, |
| 7586 | 18, |
| 7587 | 19, |
| 7588 | 20, |
| 7589 | 21, |
| 7590 | 22, |
| 7591 | 23, |
| 7592 | 24, |
| 7593 | 25, |
| 7594 | 26, |
| 7595 | 27, |
| 7596 | 28, |
| 7597 | 29, |
| 7598 | 30, |
| 7599 | 31, |
| 7600 | 0, |
| 7601 | 0, |
| 7602 | 1, |
| 7603 | 2, |
| 7604 | 3, |
| 7605 | 4, |
| 7606 | 5, |
| 7607 | 6, |
| 7608 | 7, |
| 7609 | 8, |
| 7610 | 9, |
| 7611 | 10, |
| 7612 | 11, |
| 7613 | 12, |
| 7614 | 13, |
| 7615 | 14, |
| 7616 | 15, |
| 7617 | 16, |
| 7618 | 17, |
| 7619 | 18, |
| 7620 | 19, |
| 7621 | 20, |
| 7622 | 21, |
| 7623 | 22, |
| 7624 | 23, |
| 7625 | 24, |
| 7626 | 25, |
| 7627 | 26, |
| 7628 | 27, |
| 7629 | 28, |
| 7630 | 29, |
| 7631 | 30, |
| 7632 | 31, |
| 7633 | 0, |
| 7634 | 1, |
| 7635 | 2, |
| 7636 | 3, |
| 7637 | 4, |
| 7638 | 5, |
| 7639 | 6, |
| 7640 | 7, |
| 7641 | 8, |
| 7642 | 9, |
| 7643 | 10, |
| 7644 | 11, |
| 7645 | 12, |
| 7646 | 13, |
| 7647 | 14, |
| 7648 | 15, |
| 7649 | 16, |
| 7650 | 17, |
| 7651 | 18, |
| 7652 | 19, |
| 7653 | 20, |
| 7654 | 21, |
| 7655 | 22, |
| 7656 | 23, |
| 7657 | 24, |
| 7658 | 25, |
| 7659 | 26, |
| 7660 | 27, |
| 7661 | 28, |
| 7662 | 29, |
| 7663 | 30, |
| 7664 | 31, |
| 7665 | 0, |
| 7666 | 1, |
| 7667 | 2, |
| 7668 | 3, |
| 7669 | 4, |
| 7670 | 5, |
| 7671 | 6, |
| 7672 | 7, |
| 7673 | 8, |
| 7674 | 9, |
| 7675 | 10, |
| 7676 | 11, |
| 7677 | 12, |
| 7678 | 13, |
| 7679 | 14, |
| 7680 | 15, |
| 7681 | 16, |
| 7682 | 17, |
| 7683 | 18, |
| 7684 | 19, |
| 7685 | 20, |
| 7686 | 21, |
| 7687 | 22, |
| 7688 | 23, |
| 7689 | 24, |
| 7690 | 25, |
| 7691 | 26, |
| 7692 | 27, |
| 7693 | 28, |
| 7694 | 29, |
| 7695 | 30, |
| 7696 | 31, |
| 7697 | 0, |
| 7698 | 0, |
| 7699 | 0, |
| 7700 | 2, |
| 7701 | 4, |
| 7702 | 4, |
| 7703 | 6, |
| 7704 | 8, |
| 7705 | 8, |
| 7706 | 8, |
| 7707 | 10, |
| 7708 | 12, |
| 7709 | 12, |
| 7710 | 14, |
| 7711 | 16, |
| 7712 | 16, |
| 7713 | 16, |
| 7714 | 18, |
| 7715 | 20, |
| 7716 | 20, |
| 7717 | 22, |
| 7718 | 24, |
| 7719 | 24, |
| 7720 | 24, |
| 7721 | 26, |
| 7722 | 28, |
| 7723 | 28, |
| 7724 | 30, |
| 7725 | 2, |
| 7726 | 4, |
| 7727 | 6, |
| 7728 | 8, |
| 7729 | 10, |
| 7730 | 12, |
| 7731 | 14, |
| 7732 | 16, |
| 7733 | 18, |
| 7734 | 20, |
| 7735 | 22, |
| 7736 | 24, |
| 7737 | 26, |
| 7738 | 28, |
| 7739 | 30, |
| 7740 | 1, |
| 7741 | 2, |
| 7742 | 3, |
| 7743 | 4, |
| 7744 | 5, |
| 7745 | 6, |
| 7746 | 7, |
| 7747 | 8, |
| 7748 | 9, |
| 7749 | 10, |
| 7750 | 11, |
| 7751 | 12, |
| 7752 | 13, |
| 7753 | 14, |
| 7754 | 15, |
| 7755 | 16, |
| 7756 | 17, |
| 7757 | 18, |
| 7758 | 19, |
| 7759 | 20, |
| 7760 | 21, |
| 7761 | 22, |
| 7762 | 23, |
| 7763 | 24, |
| 7764 | 25, |
| 7765 | 26, |
| 7766 | 27, |
| 7767 | 28, |
| 7768 | 29, |
| 7769 | 30, |
| 7770 | 0, |
| 7771 | 2, |
| 7772 | 4, |
| 7773 | 6, |
| 7774 | 8, |
| 7775 | 10, |
| 7776 | 12, |
| 7777 | 14, |
| 7778 | 16, |
| 7779 | 18, |
| 7780 | 20, |
| 7781 | 22, |
| 7782 | 24, |
| 7783 | 26, |
| 7784 | 28, |
| 7785 | 0, |
| 7786 | 4, |
| 7787 | 8, |
| 7788 | 12, |
| 7789 | 16, |
| 7790 | 20, |
| 7791 | 24, |
| 7792 | 0, |
| 7793 | 1, |
| 7794 | 2, |
| 7795 | 3, |
| 7796 | 4, |
| 7797 | 5, |
| 7798 | 6, |
| 7799 | 7, |
| 7800 | 8, |
| 7801 | 9, |
| 7802 | 10, |
| 7803 | 11, |
| 7804 | 12, |
| 7805 | 13, |
| 7806 | 14, |
| 7807 | 15, |
| 7808 | 16, |
| 7809 | 17, |
| 7810 | 18, |
| 7811 | 19, |
| 7812 | 20, |
| 7813 | 21, |
| 7814 | 22, |
| 7815 | 23, |
| 7816 | 24, |
| 7817 | 25, |
| 7818 | 26, |
| 7819 | 27, |
| 7820 | 28, |
| 7821 | 29, |
| 7822 | 0, |
| 7823 | 2, |
| 7824 | 4, |
| 7825 | 6, |
| 7826 | 8, |
| 7827 | 10, |
| 7828 | 12, |
| 7829 | 14, |
| 7830 | 16, |
| 7831 | 18, |
| 7832 | 20, |
| 7833 | 22, |
| 7834 | 24, |
| 7835 | 26, |
| 7836 | 0, |
| 7837 | 1, |
| 7838 | 2, |
| 7839 | 3, |
| 7840 | 4, |
| 7841 | 5, |
| 7842 | 6, |
| 7843 | 7, |
| 7844 | 8, |
| 7845 | 9, |
| 7846 | 10, |
| 7847 | 11, |
| 7848 | 12, |
| 7849 | 13, |
| 7850 | 14, |
| 7851 | 15, |
| 7852 | 16, |
| 7853 | 17, |
| 7854 | 18, |
| 7855 | 19, |
| 7856 | 20, |
| 7857 | 21, |
| 7858 | 22, |
| 7859 | 23, |
| 7860 | 24, |
| 7861 | 25, |
| 7862 | 26, |
| 7863 | 27, |
| 7864 | 28, |
| 7865 | 0, |
| 7866 | 2, |
| 7867 | 4, |
| 7868 | 6, |
| 7869 | 8, |
| 7870 | 10, |
| 7871 | 12, |
| 7872 | 14, |
| 7873 | 16, |
| 7874 | 18, |
| 7875 | 20, |
| 7876 | 22, |
| 7877 | 24, |
| 7878 | 0, |
| 7879 | 1, |
| 7880 | 2, |
| 7881 | 3, |
| 7882 | 4, |
| 7883 | 5, |
| 7884 | 6, |
| 7885 | 7, |
| 7886 | 8, |
| 7887 | 9, |
| 7888 | 10, |
| 7889 | 11, |
| 7890 | 12, |
| 7891 | 13, |
| 7892 | 14, |
| 7893 | 15, |
| 7894 | 16, |
| 7895 | 17, |
| 7896 | 18, |
| 7897 | 19, |
| 7898 | 20, |
| 7899 | 21, |
| 7900 | 22, |
| 7901 | 23, |
| 7902 | 24, |
| 7903 | 25, |
| 7904 | 26, |
| 7905 | 27, |
| 7906 | 0, |
| 7907 | 1, |
| 7908 | 2, |
| 7909 | 3, |
| 7910 | 4, |
| 7911 | 5, |
| 7912 | 6, |
| 7913 | 7, |
| 7914 | 8, |
| 7915 | 9, |
| 7916 | 10, |
| 7917 | 11, |
| 7918 | 12, |
| 7919 | 13, |
| 7920 | 14, |
| 7921 | 15, |
| 7922 | 16, |
| 7923 | 17, |
| 7924 | 18, |
| 7925 | 19, |
| 7926 | 20, |
| 7927 | 21, |
| 7928 | 22, |
| 7929 | 23, |
| 7930 | 24, |
| 7931 | 25, |
| 7932 | 26, |
| 7933 | 0, |
| 7934 | 1, |
| 7935 | 2, |
| 7936 | 3, |
| 7937 | 4, |
| 7938 | 5, |
| 7939 | 6, |
| 7940 | 7, |
| 7941 | 8, |
| 7942 | 9, |
| 7943 | 10, |
| 7944 | 11, |
| 7945 | 12, |
| 7946 | 13, |
| 7947 | 14, |
| 7948 | 15, |
| 7949 | 16, |
| 7950 | 17, |
| 7951 | 18, |
| 7952 | 19, |
| 7953 | 20, |
| 7954 | 21, |
| 7955 | 22, |
| 7956 | 23, |
| 7957 | 24, |
| 7958 | 25, |
| 7959 | 0, |
| 7960 | 1, |
| 7961 | 2, |
| 7962 | 3, |
| 7963 | 4, |
| 7964 | 5, |
| 7965 | 6, |
| 7966 | 7, |
| 7967 | 8, |
| 7968 | 9, |
| 7969 | 10, |
| 7970 | 11, |
| 7971 | 12, |
| 7972 | 13, |
| 7973 | 14, |
| 7974 | 15, |
| 7975 | 16, |
| 7976 | 17, |
| 7977 | 18, |
| 7978 | 19, |
| 7979 | 20, |
| 7980 | 21, |
| 7981 | 22, |
| 7982 | 23, |
| 7983 | 24, |
| 7984 | 0, |
| 7985 | }; |
| 7986 | static inline void InitRISCVMCRegisterInfo(MCRegisterInfo *RI, unsigned RA, unsigned DwarfFlavour = 0, unsigned EHFlavour = 0, unsigned PC = 0) { |
| 7987 | RI->InitMCRegisterInfo(D: RISCVRegDesc, NR: 644, RA, PC, C: RISCVMCRegisterClassStorage.Classes, NC: 152, RURoots: RISCVRegUnitRoots, NRU: 130, DL: RISCVRegDiffLists, RUMS: RISCVLaneMaskLists, Strings: RISCVRegStrings, ClassStrings: RISCVRegClassStrings, SubIndices: RISCVSubRegIdxLists, NumIndices: 58, |
| 7988 | RET: RISCVRegEncodingTable, RUI: nullptr); |
| 7989 | |
| 7990 | switch (DwarfFlavour) { |
| 7991 | default: |
| 7992 | llvm_unreachable("Unknown DWARF flavour"); |
| 7993 | case 0: |
| 7994 | RI->mapDwarfRegsToLLVMRegs(Map: RISCVDwarfFlavour0Dwarf2L, Size: RISCVDwarfFlavour0Dwarf2LSize, isEH: false); |
| 7995 | break; |
| 7996 | } |
| 7997 | switch (EHFlavour) { |
| 7998 | default: |
| 7999 | llvm_unreachable("Unknown DWARF flavour"); |
| 8000 | case 0: |
| 8001 | RI->mapDwarfRegsToLLVMRegs(Map: RISCVEHFlavour0Dwarf2L, Size: RISCVEHFlavour0Dwarf2LSize, isEH: true); |
| 8002 | break; |
| 8003 | } |
| 8004 | switch (DwarfFlavour) { |
| 8005 | default: |
| 8006 | llvm_unreachable("Unknown DWARF flavour"); |
| 8007 | case 0: |
| 8008 | RI->mapLLVMRegsToDwarfRegs(Map: RISCVDwarfFlavour0L2Dwarf, Size: RISCVDwarfFlavour0L2DwarfSize, isEH: false); |
| 8009 | break; |
| 8010 | } |
| 8011 | switch (EHFlavour) { |
| 8012 | default: |
| 8013 | llvm_unreachable("Unknown DWARF flavour"); |
| 8014 | case 0: |
| 8015 | RI->mapLLVMRegsToDwarfRegs(Map: RISCVEHFlavour0L2Dwarf, Size: RISCVEHFlavour0L2DwarfSize, isEH: true); |
| 8016 | break; |
| 8017 | } |
| 8018 | } |
| 8019 | |
| 8020 | |
| 8021 | } // namespace llvm |
| 8022 |
Generated while processing llvm_projects/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp
Generated on 2026-Oct-20 from project llvm_projects revision 7be7bc433
Powered by 
Code Browser 2.1
Generator usage only permitted with license.